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SUMMARY 
The switched-capacitor (SC) technique is a very attractive method for 
implementing fully integrated filters in MOS technology.. The filters, 
consisting only of switches, capacitors and operational amplifiers, 
can be realised through a nutter of design procedures. This thesis 
describes these design techniques and their applications. 
Many of the suitable designs use SC integrators which can be easily 
derived from the analogue active integrators. Parasitic-insensitive 
implementation is possible realising either the lossless discrete 
integrator (Lza) or the bilinear transformation. The effects of noise 
and other non-idealities of the switches and operational amplifiers on 
these integrators are described. A general biquadratic structure based 
on the SC integrators is given from which a circuit capable of realising 
bandpass transfer functions is derived. The SC biquads are cascaded or 
coupled for the design of higher order filters. 
Higher order SC filters are also designed by simulating doubly-
terminated 'LC ladder networks with integrators using the LDI 
transformation. Other methods of simulating the ladder network include 
using voltage-controlled current sources, the impedance simulation 
method and voltage inverter switches. These methods mostly produce 
circuits which are sensitive to parasitic capacitances and are only 
briefly described. 
These design techniques are used to design SC filters which meet 
the one-third octave bandpeds filter specification required for the 
analysis of acoustic noiii and vibration. The midband frequencies of 
iii 
the resulting SC bandpass filters can be varied from 10Hz to 20kHz. 
The designs are made using clock frequency at a minimum value possible 
and another at 48 times the midband frequency. The suitable circuits 
are compared with regard to their requirements and performances. 
The antialiasing problem due to the wide range of required midband 
frequencies is overcome with the use of an SC decimator circuit. This 
allows the antialiasing filter, the decimator and other accessories to 
be implemented on 4 single Chip with the SC bandpass filter. 
The SC circuits are analysed using their z-transform relations. 
The nodal analysis technique and the equivalent circuit method are 
described and used for deriving z-transform transfer functions of the 
SC filters. These are then used to predict the frequency responses 
of the filters and their sensitivity as to variation of one single 
capacitor value. 
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CHAPTER ONE 
INTRODUCTION 
Filters for frequency selective filtering are among the most common 
circuits in electronic systems. With the advent of integrated circuit. 
technology, it has also been desirable to produce filters in monolithic 
form. Towards this end, filters have been successfully reduced in size 
and cost with the replacement of RLC networks by active-RC circuits. 
Avoiding the bulky and costly inductors, thin-film resistors and capacitors 
can be realised with silicon integrated circuit operational amplifiers. 
This hybrid integrated circuit can be fitted into a small 16-pin dual-in-line 
package. 
Further reduction by realising resistors and capacitors on the silicon 
chip together With the operational amplifier (OA) transistors has been 
found to be unsuitable for implementing Precision filters. In order to 
define accurately the RC product, the absolute values of R and C have to 
be well controlled which are difficult in current integrated circuit (IC). 
technology. Integrated resistors have poor linearity and temperature 
characteristics and they do not track with those of the capacitors on the 
same chip. However, tracking in variations of the same components allows 
the possibility of defining resistor or capacitor ratios accurately. 
Active-R filters have been Implemented, - which use the OA as integrators 
with their filter parameters established via resistor ratios.[1] 
In metal-Oxide-semiconductor (MOS) technology, however, it is more 
accurate to implement capacitor ratios since high quality capacitors can 
be conveniently realised in MOS IC. Furthermore, they are less prone to 
drift and use less silicon area than resistor ratios. Thus active-C filters, 
which are readily Obtained by replacing the resistors in active-R filters 
with capacitors, provide a better possibility for full integration of 
analogue filters. [2] 
Another approach for full integration of filters has also been 
possible due to accurate capacitor ratios and another unique property 
of MOS IC. The MOS IC offers the ability to store charge on a node for 
several milliseconds and to sense this stored charge continuously and 
non-destructively. This feature enables the implementation of analogue 
sampled-data filters such as the bucket brigade filters [3], the charge-
coupled device (CCD) filters [4], the direct-form recursive. filters [5] 
and the switched-capacitor filters (SCFs).[6] 
Thus a number of ways have been attempted for the reduction in size 
and cost of filters. Among these, the switched-capacitor (SC) technique 
seems to be the most attractive for the implementation of precise fully 
integrated filters especially in the voice-frequency range. The SCF 
consists only of capacitors, 0As and analogue switches which are all easily 
implemented in MOS IC. The filter parameters are determined by capacitor 
ratios and the frequency at which the switches are clocked. The input signal 
to the SCF is sampled in time thus it should be bandlimited as dictated 
by the sampling theorem. Hence an antialiasing filter is required. However, 
a simple continuous-time filter with no stringent requirement can be easily 
implemented on the same chip and is usually sufficient for this purpose. 
Fully integrated filters have now been implemented in a number of 
applications using the SC technique. Transmit and Receive Filters for 
a Pulse-code-modulation (PCM) coder-decoder (CODEC) system have been 
fabricated together with the CODEC and other interface circuits on the 
same chip.[7] A Dual Tone Multifrequency (DTMF) receiver can now be 
fabricated on a single chip including all its required filter circuits. [8] 
Prcgrammable SCFs with applications such as in adaptive filters, and 
. speech and music synthesisers, can also be easily implemented due to the 
filter parameter dependence only on capacitor ratios and clock frequency. (9] 
The parameter dependence on the clock frequency allows the 
possibility of implementing an integrated bandpass filter with fixed 
capacitor ratios but having its centre frequency tracking the clock 
frequency. This SC bandpass filter may then be used in applications such 
as in acoustic noise measurement which involves measuring the level of 
noise components in different bands of the audio spectrum. [10] The 
different filters required from the set are obtained by only adjusting 
the clock frequency of the SC bandpass filter instead of altering the 
component values as had to be done when using active-RC filters. 
• 	This thesis describes the development in SCF designs, their 
advantages and limitations when compared to active-RC filters or other 
ways of implementing monolithic filters. A number of techniques have been 
proposed for the design of SCFs.[11] These techniques are described and 
applied here for the design of the bandpass filter required for acoustic 
noise measurement. The requirements and performance of the resulting SCFs 
are then compared to determine their suitability for integrated circuit 
implementation. 
1.1 Switched-capacitor circuit principle  
The above discussions have shown that in order to implement filters 
in MOS technology, it is desirable for resistors to be avoided. In switched-
capacitor (SC) technique, the resistors are replaced by utilising capacitors 
and switches. Current flow in resistors is simulated by charge transfer 
on rapidly switched capacitors. This can be illustrated by the switched-
capacitor circuit in fig. 1:1. 
Assume the switch is initially at position e,then the capacitor C 
is charged to voltage vl . When the switch is thrown to position o, the 
capacitor C is discharged (or charged) to voltage v 2 . The amount of 
charge that flows into (or from) the voltage source v2 is C(vi - v2). 
If the switch is thrown back and forth every T seconds, then the current 
flow, on the average, is 
i = C(vi - 
T 
If the switching rate, f c = 1/T is much larger than the signal , 
frequencies of interest, the sampling time of the signal which occurs in 
the circuit of fig. 1:1 can be ignored, thus the circuit is equivalent 
to a resistor of value 
R = T/ c = 1 / (fcC) 	(1:2) 
The MOS implementation of the SC circuit in fig. 1:1 is given in 
fig. 1:2(a). The two MOSFETs are operated as ideal switches which are 
controlled by a two-phase non-overlapping clock at the frequency, fc as 
shown in fig. 1:2(b). The even (e) and odd (o) clock phases, denoted by 
(0e and 00 respectively, close the switches when they are high. In practice, 
slightly less than 50% duty cycle is required to ensure the two switches 
never close simultaneously. However, for simplicity, 50% duty cycle is 
assumed in subsequent analyses of biphase SCFs. 
The SC circuit shown in fig. 1:3 also simulates a resistor as in (1:2). 
These circuits can thus replace resistors in any active -RC filters to form 
the SCFs if the assumptions in the above illustration are all satisfied. [121 
[13] 
(1:1) 
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C 1  
Fig, 1:1 A switched-capacitor circuit simulating a resistor. 
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Fig, 1:2 (a) An MOS implementation of circuit in fig. 1:1. 
(b) Timing diagram. 
Fig. 1:3 A series switched -capacitor. 
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Inductors can also be simulated using the simulated resistors, capacitors 
and 0As, hence passive filter response can also be obtained by an SCF. 
There are, however, a number of other considerations to be taken into 
account to ensure that high performance filters are achieved. These are 
discussed in detail in the following sections. 
1.2 Properties of MOS components  
As have been mentioned, it is relatively easy to implement capacitors, 
switches and 0As in the MOS technology. These high tluality,MOS elements 
have made the implementation of precise SCF possible. However certain 
properties of these components do impose some limitations on the range 
of realisable filters. In this section the properties of these components, 
produced through the CMOS or NMOS processes, are described. 
(a) 	MOS capacitors 
In the NMOS and CMOS processes, capacitor plates can be made of metal 
(usually aluminium), or polycrystalline silicon (polysilicon), or heavily-
doped crystalline silicon. For examples, a heavily doped region in the 
silicon substrate can be made the bottom plate with the interconnect 
metallisation made the top plate or both plates can be formed by two 
polysilicon layers. These materials are very conductive. The dielectric 
material is Si02, an excellent insulator, which can be thermally grown from 
the silicon layer. These capacitors exhibit good ratio accuracy and low 
voltage and temperature coefficients. 
The value of the capacitors is determined by the dielectric constant, 
the thickness of the dielectric and the area of the capacitor. Assuming 
that the dielectric constant and thickness do not vary, the ratio of two 
capacitors, made within the same integrated circuit, will depend only on 
their area ratio. This is primarily determined by the geometrical shape 
of the capacitors defined by the photolithographic mask used to make the 
integrated circuit. 
Error in the ratio can thus result from uncertainties in the 
photolithographic edge definition. The possible variation of the dielectric 
thickness with distance across the integrated circuit can also contribute 
to errors. These effects can be overcome by careful layout of the components. 
The errors generally get smaller as the capacitor dimensions are made 
larger. The achievable ratio accuracies range from 1 - 2% for small 
capacitor geometries (- 400pm2) to about 0.1% for capacitor geometries 
which approach the limit of economical size (40,000pm 2).[6] This implies 
that as the capacitor ratio increases the accuracy decreases since the 
smaller of the two capacitors must be decreasing. 
Voltage coefficients of MOS capacitors are in the range of 10 to 
100 ppm/V. Temperature coefficients are generally in the range of 20 to 
50 ppm/ 0C. These variations are much lower for the value of a ratio and 
can be considered insignificant in almost all applications. 
The manner in which the capacitor is constructed, As described above, 
renders parasitic capacitance unavoidable. The bottom plate, which is in 
the substrate or close to it, is coupled to the substrate by a parasitic 
capacitance with a value of 5 to 20% of the MOS capacitor itself. The 
interconnecting lines connected to the top plate causes a parasitic 
capacitance to be present from the top plate to the substrate. This has a 
value ranging from 0,1 to 5% of the capacitor. Hence sizeable parasitic 
capacitances are present and they are non-linear, thus, cannot be neglected 
If high performance filters are required. [6] 
(b) MOS switches 
The MOS transistors can operate as good switches. When the transistor 
is in the off-mode, the off-resistance is, for practical purposes, infinite. 
The on-resistance depends on the area allowed for the MOS transistor. In 
NMOS silicon gate technology, switch device with a channel length of 5pm 
can be achieved. In this case, for a width-to-length ratio of unity, the 
on-resistance is 5k0 if the gate drive voltage is 5V with respect to the 
source. However, in a larger area, an on-resistance can readily be 
attained. 
The 5pm device has a leakage current from source and drain to substrate 
on the order of 10-14A at 700C. The parasitic capacitances from source 
and drain to substrate is about 0.020pF each. The overlap capacitance 
from drain to gate and source to gate is about 0.005pF. The charge induced 
in the channel, When the gate potential is 5V more positive than the source 
and drain, is approximately 0.03pC.[6] These properties need to be considered 
in applications where the switches cannot be assumed ideal. 
(c) MOS operational amplifiers 
The recent trend towards higher level of integration on MOS Large 
Scale Integration (LSI) chips has led to considerable works being done in 
realising CMOS and NMOS 0As. A number of high performance 0As have been 
designed to date. Operational Amplifiers with up to 90dB Open loop gain, 
unity-gain bandwidth of 10MHz or power dissipation of 2mW are now practical. 
[11][17] 
Typical values, which are easily achievable in both CMOS and . NMOS 
technologies for 0As with ±5V supplies, are 70dB open loop gain, unity- 
gain bandwidth of 2Milz and power dissipation of about 3 to 6 mw. The 
.common mode and power supply rejection ratios are about 70dB. The 0As 
have 0.1% settling time of about 2ps for 1 V step with a 20 pF load 
and slew rate of about 3V/ps.[14][15] MOS 0As have higher offset voltage 
and 1 /f noise than bipolar 0As. The MOS OA dc offset is usually less 
than 15mv. In the overall filter, this adds up according to the filter 
configuration and the number of 0As used. A typical input noise versus 
frequency characteristic of an MOS OA is shown in fig. 1:4.[14] 
The MOS OA occupies about as much space as a 50pF capacitor, that 
is about 0.1 to 0.2 mm2 of silicon area. It does not require large 
capacitive and/or resistive loads driving capabilities since 0As used 
in SCFs are only required to drive small capacitors. Output buffer stage 
is, however, required for an OA to be used for driving off-chip loads. 
1.3 Practical considerations for MOS implementation  
The above properties of the MOS elements placed some constraints On 
the type of SC networks which can be used. A number of circuit conditions 
have to be avoided in the NOS' implementations of precision filters -. The 
guidelines which must be observed for practical SCF configurations are 
listed below. 
(i) Closing the OA feedback path. The OA feedback path should at least 
be closed by an unswitdhed capacitor to provide the continuous-time feedback 
necessary to stabilise the OA. The switched-capacitor alone cannot be used 
since the OA will be left open-loop during part of the clock cycle. The 
switched-capacitor can, however, be used in parallel with the unswitched 
capacitor. It can provide the dc feedback path to prevent latch-up of the OA. 
(ii) No capacitor only nodes, All capacitor plates are subject to charge 
10 	100 	1K 	10K 	100K 
FREQUENCY (Hz) 
Fig, 1:4 Typical input noise vs frequency characteristic 
of an MOS Operational amplifier, 
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accumulation from a variety of parasitic sources. In order to insure 
stability of the circuit there must be a path either directly or through 
a switched-capacitor from every node to a voltage source or ground. 
(iii) Connection of capacitor bottom plate. This plate should be connected 
to a voltage source/ground or switched between voltage sources/ground. 
The large non-linear parasitic capacitance between this plate and the 
substrate will then be Charged and discharged, but.will-not affect the filter 
response. 
(iv) Connection of OA positive input. This input should be connected to 
a constant voltage. If it is connected to a signal voltage, then the 
filter response is sensitive to all the parasitic capacitances due to 
switches, bus lines and substrate that are connected to the negative input 
of the OA. In addition, increased common-mode performance is required of 
the OA. [6] 
1.4 Further considerations in designing switched-capacitor filters  
Despite the above limitations, there are still a variety of possible 
active filter organisations which can be used for monolithic implementation. 
These can be arrived at through a number of design procedures starting with 
an LC ladder or an active-RC filter as a model. These design approaches 
and the resulting SC circuits differ widely. Certain practical considerations 
make Some of these useful networks preferable to others. The features- 
listed below are among the considerations which can be used to compare 
the various - SCF circuits achievable for a particular specification. [16] 
(1) The sensitivity of the transfer function to parasitic capacitances. 
(2) The sensitivity to changes of the capacitor values, e.g. caused by 
fabrication inaccuracies. The tolerance scheme for the filter will 
12 
not be violated if a capacitor value, Cj lies between its upper 
limit, Cjmax and the lower limit, Cjmin. The value 
Cjmax - Cjmin  
Cj x 100% 	(1:3) 
is used as a measure of the sensitivity of the filter to deviation 
of one single-capacitor value. 
(3) The total capacitance required which reflects on the substrate 
area needed. 
(4) The number of 0As in a circuit which determines the power consumption 
and the generation of noise. The OA is also a major factor in 
determining the silicon area required for an SCF. 
(5) The spread. of the capacitor values which affect the accuracy of 
capacitor ratio definition in monolithic implementation. 
(6) The number of switches. 
(7) The number of clock phases required. 
(8) The allowable clock. frequencies. 
Prior to designing the filters, chapter 2 gives two basic analysis 
techniques which can be used for obtaining z-transform transfer functions 
of the SCFs. Chapter 3 deals with the SC integrators which are used in 
many realisable SCFs. Then the specification for the one-third octave 
bandpass filter is given with some preliminary design steps in chapter 4. 
Using this specification, SCF designs using SC biquads are done in 
. chapter 5. Designs by simulating the doubly terminated LC ladder networks . 
are done in chapters 6 and 7. Finally, in chapter 8, some aspects for 
the implementation of the SCFs are discussed. 
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CHAPTER TWO 
ANALYSIS OF SWITCHED-CAPACITOR NETWORKS 
In chapter one, it was shown that a switched-capacitor can approximate 
a resistor under the assumptions that the sampling frequency is much 
greater than the signal frequencies and that the resistor is voltage 
driven at both ends. In this case, the SCF can be considered equivalent 
to the active-RC filter it replaces and analysed as such. However, such 
assumptions are not always practical in the analysis of SC networks. For 
example, it is desirable for the signal frequencies to be as high as half 
the sampling frequency, thus the time delay through the switched capacitor 
has to be accounted for. 
A more exact analysis can be obtained by applying the z-transform 
techniques, if the voltage sources and internal voltages of the SC networks 
are assumed to be sampled at times kr (where k is an integer, see fig. 1:2(b)) 
and held over one-half clock period. The resistor/switched-capacitor 
correspondence is still useful for deriving topologies of SC networks from 
the active-RC circuits. Then the SC networks are considered to be pure 
sampled-data systems and analysed using the z-transform techniques. For 
this analysis to be exact, the SCF has to be preceded by a sample-and-hold 
(S/H) stage. However, in many SC networks, this is not necessary since 
the S/H operations are inherently performed by the SCF. 
Without the above assumptions, the SC networks can still be analysed 
for arbitrary input signals and arbitrary switching patterns where both 
frequency domain and time domain information can be derived. [1] The 
analysis, however, is considerably more complex. For convenience or for 
practical reasons, most SC networkdesigns are based on S/H input signal. 
15 
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Thus this chapter only deals with the analysis of biphase SC network 
assuming sampled-and-held inputs. For this class of circuits, simple 
and fast analysis techniques are available but they only provide for the 
analytical evaluation of transfer functions and frequency responses of 
the SC circuits. 
2.1 Analysis Techniques  
The use of the z-transform in the analysis of SC network is first 
illustrated here for the SC circuit in fig. 2:1(b) which corresponds to 
the simple RC circuit of fig. 2:1(a). The resistor of the RC circuit 
is replaced by the switched-capacitor of fig. 1:1. The SC circuit is 
assumed to comprise of ideal switches and capacitors. The switches are 
controlled by clock phases as shown in fig. 1:2(b). 
The topology of the SC network is thus changed periodically between 
two states as shown in fig. 2:1(c) and (d). The port variables can be 
characterised in terns of discrete time voltages, vx(kT) and discrete time 
- charge variation, Aqx(kT), where x represents nodes in the circuit. At 
the switching time, ler when k is even, the SC network becomes that of 
fig. 2:1(c), and charges are instantaneously redistributed with the 
principle of charge conservation maintained At every node. Using this 
prinCiple, nodal charge equations can be written at each node for the even 
sampling instants. These are 
Aqie (ler) = ivie (kT) - C 1v20 [(k -1)T] 	(2:1a) 
Aq2e (kT) = C 2v2e(ler) - C 2v20 [(k -1)T] 	(2:1b) 
The superscripts e and o differentiate the variables of the two states. 
-z C 1 
-z-4C2 
 
v1 
 
 
V2
e 
V1
o 
V20 2 
(2:3) 
   
Q e ci 
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At the switching time, kr, When k is odd, the network becomes 
that of fig. 2:1(d) and the nodal charge equations for this instant are 
Aqi c) (kT) = 0 	 (2:1c) 
° (kT) = C 1V20 (kT) + C 2v2 ° (kr) - C ivie [(k - 1)T] - C 2v2e [(k - 1)T] 
(2:1d) 
Applying the z-transform, where z = exp(sT) in which s is the complex 
analogue frequency variable and T = 2T, eqns (2:1) becomes 
AQ1e( z) = ci le(z) 	z-1C1V2°(z) (2: 2a) 
AQ2e (z) = c 2v2e (z) - z-/c2v2 (z) (2:2h) 
AQ1° (z) = 0 (2:2c) 
C1V20 (z) + C 2V20 (z) - z CiVie (z) - 	2V2e (z) 
(2:2d) 
where AQ(z) and V(z) are z-transforms of Aq(kT) and v(kT) respectively. 
Thus at a particular node of the SC network of fig. 2:1(b), two 
distinct, but coupled, nodal charge equations are required to characterise 
the charge conservation. Eqn . (2:2) can be written in matrix form as 
follows 
The transfer functions describing the circuit can be obtained from 
(2:3) using cofactor techniques. Let pa represent the matrix, these 
transfer functions are 
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(a) 
Fig. 2:1 (a) RC circuit. (b) A switched-capacitor network 
simulating the RC circuit. (c) network (b) during 
the even clock phase. (d) network (b) during the 
odd clock phase. 
4. Agle(z) 
—> 
 0 	 
  
Q2e( z ) 
  
 
' 
   
v 1 e (z) 
••• 
--> 
+ 0  	
"' 
Switched-
capacitor 
equivalent 
network 
V e(z) 2 
A n o tz ) 
‘2 
v20 ( z) 
Fig,2:2 Four-port equivalent of a two-port switched 
capacitor network. 
_i V2
e  1 Y121 _ 	 Clz . v  
V 1 	1'111 	C1 + C 2 - , c2 z-1 e -t 
✓ o 	1Y141 	C 1 	z  eo 	2 = 	 = 
1'1111 	+C -Cz -1 H =  V1
e 1 	2 	2 
✓ e 
Hoe = 	2. = 0 
✓ 1 1 331 
V 
-oo H = • 2 	_Ld - 0 
V1° 	1 Y331 
(2:4a) 
(2:4b) 
(2:4c) 
(2:4d) 
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The 
relation, 
where 
SC network 
V2e (z) 
V2° (z) [ 
V1 (z) 
V2 (z) 
= V1 
is thus fully 
Hee 	Hoe 
Heo 	H° 
e (z) + V10 (z) 
e (z) + V20 (z) 
characterised 
V1e (z) 
V1° (z) 
by the input-output 
(2:5a) 
(2:5b) 
(2:5c) 
The SC network can then also be represented by an equivalent four-port 
as shown in fig. 2:2 where the equivalent z-domain network is described 
by (2:5a) or (2:3). 
Signal conditioning performed at the input and output determines 
the relevant transfer function relations of the SC network. As an example, 
if the output is sampled only at the even la time instants, then the 
relevant relation is 
v 2e  e f 	Hee
v1 e
tzl Hoev1e  o f 	(2:6) 
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In the circuit of fig. 2:1(b), however, the input at the odd kt time 
instants is not sampled, thus for this case only the transfer function 
Hee is involved. 
If a general SC network is now considered, the two z-transformed 
nodal charge equations at a particular node x are written as 
Nex 	Nex 
	
texfzi 	E ne ft .% 	z-2 E Qox (z) 
/ 
j=1 
No 	Nox 
Q°(z) 	E Q°(z) _ z-i 	E- ex.(z) j=1 j=1 	I 
2:7a) 
(2:7b) 
where Nex, Nox denote the total number of capacitors connected to node x 
during the even and odd clock phases respectively. Qexi(z), Q° (z) 
are z-transforms of the instantaneous charges stored on the j-th capacitor 
connected to node x at the even and odd kt time instants respectively. 
As the circuit increases in complexity, it becomes very difficult 
to write dawn (2:7). The transfer functions as in (2:5a) can no longer 
be easily obtained as for the case of the simple circuit of fig. 2:1(b). 
• A number of analysis techniques have been proposed which simplify these 
steps. The following sections deal with two basic methods which Are capable 
of handling any two-phase SC network containing ideal elements with S/H 
inputs. These are the nodal analysis technique [2] and the equivalent 
circuit method. [8] Based on these, more general methods have been 
developed but the following sections only elaborate them in their simplest 
forms. 
c1 
0 
0 
C 2 
0 
[C] =  
0 	•0 
(2:8) 
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2.2 Nodal Analysis Technique  
Using (2:7), the total number of equations involved to describe 
a SC network is 2n, where n is the number of nodes in the network. In 
this nodal analysis technique, the network is broken down into switches 
and capacitors networks. Using matrices which describe these networks, 
equations such as in (2:7) can be assembled in a logical manner. . 
This method is particularly attractive for computer analysis of 
SC networks. 
In this analysis, it is first assumed that any branch between two 
nodes in the network consists only of a.capacitor and a switch. Thus 
another node has to be introduced for the circuit of fig. 2:1(b) for its 
analysis using this method. The circuit is redrawn in fig. 2:3 broken down 
into its switches and capacitors networks with the nodes renumbered. 
this way, the same capacitors are connected to each node at all time 
instants. Thus, from fig. 2:3(b), a fixed capacitance matrix can be 
written as follows, 
The voltage at each node is determined by the switch connection. 
Thus when switch e closes, taking Vle as the reference in fig. 2:3(a), 
V1  = Vl
e 
' 	, V3
e 	2:9) 
These can be written in matrix form as 
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e_ V1 
V e 2 
V3
e 
1 
1 1 
0 
0 
0 
0 
0 
0 
1 
V1  
V2
e 
V3
e 
= [Se ]Ve (2:10) 
where [Se ] is the even switching matrix and ye is the corresponding 
vector of the voltages at the nodes of the circuit. Similarly, when 
' switch o closes, the switching matrix [S ] can be obtained and the 
corresponding vector V° defined as 
0 	0 V1° 
= [0 	0 	1 , 	Vo V2
o (2:11) 
0 	0 	1 V3
o 
Equations such as in (2:7) can then be written in matrix form as 
follows 
FAael . [ N] 	[tse] -z- l[s°1 [ve 
Aq° 	[0] [C] -z-1 [Se ] [S° 1 	V° (2:12) 
where, due to the different node definition, AQ(z) is now used to denote 
"e "o the z- transformed charge variation. AQ and AQ are vectors of the 
z-transformed charge . variations at nodes of the network when switches e 
and o close, respectively.. 
The closing of the switches reduces the actual number of nodes:in 
the circuit. This has to be taken into account by using the charge 
matrices [Ie ] and [Io ] for the even and odd ki time instants respectively. 
When witch e closes in fig. 2:3, the actual charge variation at the 
combined node is the combination of AQ 1 and AQ 2 which have been assumed 
to be present on nodes 1 and 2 separately. Thus taking node 1 as reference, 
the combined charge variations are 
2 3 
	
V 1 	 V V2 	2_, 0 	o o 	 3 
(a) 
6414' 	Le124, 	Q34' 
0 
I di 
(b)  
Fig. 2:3 (a) Switches network of the circuit in fig. 2:1(b). 
(b) Its capacitors network. 
	°Vr 
   
(a) 
@ 	e 	0 
X r x . 	r 
• • 	• 	• 
• • • • 
• • 	• 
• • • 
• • 	• 
   
     
     
     
    
  
• • 	. 
• • I 
• . a 	. 
• • I 
• • 	• 
  
     
• • • 
  
• • 	• 	• 
• • • • 
  
       
       
       
       
(b) 
Fig. 2:4 (a) An ideal voltage amplifier between nodes x 
and r in a switched-capacitor network. (b) The 
matrix [YI showing the affected rows and columns 
with the inclusion of the amplifier. 
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e 	^ e"ee AQ1 = AQ1 + AQ2 , AQ2 = 0 	(2:13a) 
and since switch o is open at this instant, 
AQ3e 	AQ3e (2:13b) 
Similarly 
mlo . 
These are 
Q e 
AQ2e 
AQ 3e 
when 
AQ1° 
60 2 o- 
4  
AQ3° { _ 
= 
. 
written 
switch 
in matrix 
1 	1 	0 
0 	0 	0 
0 	0 	1 
o closes, 
: 	0 	0 
0 
1 	1 
the 
form 
e- 
6'1:1 1 
" e AQ2 
" Ai 	e- _ 
AQ1o 
"
An 0 
2 
^ 0 AQ3 
matrix 
as 
= 	[le ] AQe 
equation is 
= 	AQ° 
(2:14)  
(2:15) 
Hence in general, all the nodal charge equations can be assembled 
In matrix form as follows [2], using (2:12), (2:14) and (2:15); 
or 
re I re ][c][se i 	_z-i [e ][c][solve I 
_zloimise 	[e ][c][so ] 	vo 
(2:16) 
AQ = ['qv 
For the circuit of fig. 2:1(b), the same matrix equation as in (2:3) is 
obtained after elimination of rows and columns of the matrix [Y] which 
are zero, and their corresponding variables. 
The switches and capacitors have been assumed ideal. The presence 
of parasitic capacitance can, however, be easily incorporated in the 
analysis. The analysis can also accommodate the presence of an ideal 
voltage amplifier with gain, -A0 as shown in fig. 2:4(a) connected between 
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nodes x and r. The voltages at the nodes are related by e  V o V 
v e. _ r ,v o. _ r 
x 	A 	x 	A 	(2:17) o o 
The matrix [Y] is shown in fig. 2:4(b) showing only variables, 
rows and columns of the relevant nodes. Using (2:17), column x e of 
the matrix is divided by Ao and subtracted from column r e and column xe 
is discarded. Similar steps are done for columns x° and r0 . The rows 
involving AQe
r 
and AQo are also discarded since they express the current 
outputs from a voltage source and thus are redundant. When A 04 oo for 
an ideal OA, these steps merely involve discarding columns x e , ,c0 and 
rows involving AQer, 	
°r 
 [3] 
Thus normally the matrix [f] can be reduced to at most a 4 x 4 
matrix as in (2:3). If necessary, pivotal condensation can be applied to 
reduce the matrix. Then, after considering the signal conditioning to 
the SC network, cofactor techniques are used as before to derive the 
relevant transfer functions of the network. 
This technique can be extended for the analysis of multiphase Sc 
networks [4] and SC network using amplifier With finite gain and finite 
bandwidth.[5] Computer programs for the analysis of SC networks based 
on this technique have been implemented. However, most computer-aided- 
design (CAD) programs use the more efficient modified nodal analysis (MNA) 
techniques for the computation of SC network.[6][7] 
2.3 Equivalent Circuit Method 
This method involves deriving simple z-domain equivalent circuits 
or building blocks for several elements of the SC network using the 
=0 
= CV2e (z) - CV1 e (z) - Cz + C z 
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z-transformed nodal charge equations as in (2:7). Any Sc network can 
then be transformed into a z-domain equivalent circuit by interconnecting 
the appropriate building blocks. It is then possible to apply familiar 
network analysis techniques on the SC netWork equivalent circuit to 
derive the transfer relations between any pair of nodes of the network. 
This method is appealing from the practical insight view. 
The circuit shown in fig. 2:5 is the most general switched . (single) 
capacitor element. Other SC elements are specific cases of its configuration. 
Thus only its equivalent circuit needs to be derived directly from the 
z-transformed nodal charge equations. By manipulating this equivalent 
circuit, the other useful SC building blocks can then be derived. These 
blocks, together with the equivalent circuits for independent and voltage-
controlled voltage sources form a library of building blocks which can be 
used for both the analysis and synthesis of biphase, SC networks.[8][9] 
This method of analysis has also been extended so that it can be applicable 
for multiphase SC network [10] and biphase SC network with continuous 
input signals, and duty cycle not equal to 50%.[11]. 
The z -transformed nodal charge equations for the toggle-switched 
floating fou 
AQ1e(z) 
AQ1(3(z) 
AQ2e(z) 
r-port (TSFFP) in fig. 2:5 can be written as follows 
= CV1 e (z) - CV2e (z) - Cz V3
o  + Cz V4
o  (2:18a) 
(2:18b) 
° (2:18c) 
(2:18d) 
AQ3e (z) 
,Q30 (z) 
AQ4e( z) 
44°( z) 
= 0 	 (2:18e) 
- = CV30 (z) - CV40 (z) - 
-I Cz V1
e  + Cz IV2e (2:18f) 
=0 (2:18g) 
= CV4° (z) - CV30 (z) - Cz-iV2e + Cz- 
	(2:18h) 
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Aq1 	
4 q3 • 
---> e 	0 0 	 
1 
C 	
o 
V3 
- 
A c12 
Fig, 2:5 Toggle-switched floating four-port. •8] 
1 
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Equation (2:18) describes an eight-port equivalent circuit with 
four open ports. These open ports can be deleted and the remaining 
equations in (2:18) are used to derive the four-port equivalent circuit 
shown in fig. 2:6(a) for the TSFFP. Note that the even (e) and odd (o) 
phases are interchangeable on the SC circuit, i.e. if the capacitor in 
fig. 2:5 is connected to V1 and V2 during the o phase and to V 3 and V4 
during the e phase, then the equivalent circuit is obtained by interchanging 
the superscripts of the variables of the equivalent circuit in fig. 2:6(a). 
The TSFFP is equivalent to the floating capacitor in fig. 2:6(b) 
if V 3 = V1 and V4 = V2 . Thus the equivalent circuit for the floating 
capacitor can be derived from that of the TSFFP by making similar 
replacement of the subscripts for its variables. The toggle-switched 
capacitor of fig. 2:6(c) can be obtained by grounding V 2and V4 of the 
TSFFP. Thus the corresponding equivalent circuit is similarly obtained. 
The series-switched capacitor of fig. 2:6(d) is obtained by shorting V 3 
and V4 of the TSFFP and its equivalent circuit is as shown. Other SC 
z-domain equivalent circuits can similarly be derived. 
The independent voltage source and its corresponding equivalent 
circuit is shown in fig. 2:7(a), where the voltage source is split into 
two for the even and odd phases. The equivalent circuit for the full 
cycle sampled-and-held independent voltage source, the voltage controlled 
voltage source and the ideal OA are shown in fig. 2:7(b), (c) and (d) 
respectively. Thus fig. 2:6 and fig. 2:7 give a sample of equivalent 
circuits which are often used, from the library of z -domain equivalent 
circuits for switched-capacitor building blocks.[8] From these equivalent 
circuits, the SC network of fig. 2:1(b), for example, can be analysed 
1 V 
(c) Toggle-switched capacitor 	 
v%A. 1 	o + Ac12 +0 
2 
OM. 
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Discrete-time circuit 
(a) Toggle-switched 
.floating four-port 
Aqi --› +0 	 
 
II 	
 
 
  
(b) Floating capacitor 
1 
z-domain equivalent circuit 
(d) Series-switched capacitor 
Fig, 2:6 z-domain equivalent circuits for switched-
capacitor elements 
?v 1 
v2 
	0+ 
V3 
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Discrete-time circuit z-domain equivalent circuit 
(a) Independent voltage source (IVs) 
v(k ) 
(b) Full cycle S/H IVS 
v 1 	v2 
(c)voltage-controlled volt source ge 
V 1
o 
+ 0 	 
Adildeal  operational  amplifier  
v(k ) 
Fig. 2:7 z-domain equivalent circuits for voltage sources, 
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by appropriately interconnecting the blocks in fig. 2:6(b) and (c), 
and the source in fig. 2:7(a). 
2.4 Examples  
The SC network shown in fig. 2:8 will be used to further demonstrate 
the two methods of analyses described. The network is actually a circuit 
for the switched-capacitor integrator (SCI) as will be shown in chapter 3. 
The relevant transfer functions as defined in (2:5) for this circuit are 
. derived. 
1. Deriving transfer functions using nodal analysis technique. 
The circuit in fig. 2:8 has its nodes numbered as shown. The 
switches and capacitors networks of the circuit can then be drawn 
separately as in fig. 2:9. From fig. 2:9(a), the following matrices can 
be written 
[Se 	= 1 	0 	0 ( s°1= 1 
1 	0 	0 0 0 1 0 
o 	0 	1 	0 0 0 1 0 
o 	0 	0 	1 0 0 0 1 
(2:19) 
[ e lI = 1 	1 	0 	0 [I9 = 1 0 0 0 
0 	0 	0 	0 0 0 0 
0 	0 	1 	0 0 1 1 0 
0 	0 	0 	1 I. 0 0 0 
From fig. 2:9(b), the capacitor matrix is 
(c 1= 0 	0 	0 	0 
0 	C1 	0 	0 (2:20) 
0 	0 	C2 	-C2 
0 	0.-c2 	C2 
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Fig, 2:8 A switched-capacitor integrator. 
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obtained, 
- 
4
e 
1 
AQ2e 
AQ3e 
44 
o 
41 
0 
42 
A 	0 43 
o 
44 
Putting 
= 
(2:19) 
Cl 	0 
0 
0 
0 
0 
-z-iC 	0 1 
0 	0 
	
and (2:20) 	in (2:16), 
0 	0 	0 	0 
0 	0 	0 	0 
-C2 	C2 	0 
0 	0 0 
0000 
-z-IC2 z-IC2 0 	0 
Z-IC2-z4C 0 
the following matrix 
-z-iCl 	0 
0 
-z 	C2 	C 
z IC2 	-z IC2 
0 	0 
0 	0 
C1+C2 	-C2 
-C2 	C 2 
;1e 
e V2 
V3
e 
V4 
o V1 
V2
o 
V3
o 
o V 4 
equation 
(2:21) 
The zero columns and rows of the matrix in (2:21) can be eliminated. 
•Also, the presence of the ideal OA between nodes 3 and-4 makes it possible' 
to discard columns 3 (even), 3 (odd) and rows 4 (even), 4 (odd). Thus 
the reduced matrix equation is 
is 
• 
    
AQie. 
AQ 3e 
AQ3o 
Cl 	0 	0 
0 	-C2 
-/ -z C1  z C2 -C2 
V1e 
e 
V4 
V 4 
(2:22) 
    
    
Note that V1  is absent in (2:22) since the input is only sampled during 
the even clock phase. The relevant transfer functions of the SCI are 
-1 
2:23a) Hee V4 	=
1  121 . 	 Y 	-Clz 
V e 	I Y111 	C2(1- z 1) 1 
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2. Deriving transfer functions using equivalent circuit method. 
By properly interconnecting the SC building blocks of fig. 2:6(b), 
(c) and fig. 2:7(a),(d), the SCI in fig. 2:8 is transformed into its 
z -domain equivalent circuit shown in fig. 2:10(a). This can be simplified 
by removing elements shunting virtual ground points and voltage sources. 
The simplified circuit is shown in fig. 2:10(b) which can be reconfigured 
into the circuit in fig. 2:10(c).[8] The relevant transfer functions can 
then be easily obtained to be 
C1 z
-1 V4
e 
Hee 	(2:24a) -1 V e C2 (1 - z) 1 
C1 z
_i V4
o 
Heo  (2:24b) 
C2 (1 - -1) Vi  
ee 	-1 eo which are the same as in (2:23). Note that H = z H , i.e. the 
output of the SCI is held over the full clock cycle. 
3. Frequency responses 
The above z-transform techniques accurately predict the input-output 
relationship of the SCI on a sample-by-sample basis. The frequency 
response on this basis is obtained by setting z = exp(jwT). However, in 
between these samples, the output of the SCI has the held, staircase-like 
-wave shape. This analogue character of the circuit can be taken into 
account by multiplying the z-transformcomputed frequency response with -
(sinwT/2)/(wT/2). For high sampling rates,.where wT<<1, the passband 
of the frequency response is virtually unaffected.. 
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(a) 
C 1 C 2 —±VV\1 "—. -C2z-2 	C2 • 	 
Ar40 
(b) 
4 
(c) 
Fig. 2:10 Equivalent circuits of the switched-capacitor 
integrator in fig: 2:8. 
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CHAPTER THREE 
SWITCHED-CAPACITOR INTEGRATORS 
An attractive technique for the design of switched-capacitor.filters is 
based on active-RC filters which use integrators as building blocks. 
These include state-variable biquadtatic circuits which are used in 
cascade design and leap-frog filters which simulate the operation of 
low-sensitivity, doubly-terminated LC ladder networks. The integrators 
in active-RC filters can simply be replaced by active switched-capacitor 
integrators (SCIs) such as given in fig. 7:8. The presence of the 
operational amplifier in each integrator makes it possible to eliminate 
effects of paraSitics, thus ensuring accurate and reproducible filters.' 
These features make the technique a popular approach for SCF design. Thus 
the SCIs form an important part of many realisable SCFs. 
Hence, its development is discussed in detail in the following 
sections. 
3.1 Transfer Functions  
Fig. 3:1(a) shows the conventional analogue integrator with transfer 
function 
H(s) = 1 
 
(3:1) RiC2s 
Originally, the SCI is developed from the analogue integrator by replacing 
the resistor with its switched-capacitor equivalent discussed in chapter 
1.[1][2] 	Using the switched-capacitor "resistor" of fig. 1:1, results in 
the SCI in fig. 3:1(b) as in fig. 2:8, which has been referred to as the . 
toggle-switched integrator. With R1 = li(fcci). , assuming frequencies 
much less than the clock rate, f c , the frequency response of the SCI is 
given - by, (setting s = jw) 
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H(w) = - (3:2) 
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Using the series switched capacitor in fig. 1:3, the integrator 
in fig. 3:1(c) is obtained. 
Eqn. (3:2) shows that the integrator gain is dependent on a capacitor 
ratio and the clock frequency. The ability to obtain precise capacitor 
ratios and a very stable clock means that precision integrator gain can 
be produced. 
However, the actual frequency response of the SCI deviates from that 
Of the analogue integrator, especially for frequencies approaching the 
clock frequency. Due to its sampled-data nature, a more exact analysis 
using z-transform techniques as discussed in chapter 2 has to be used. 
The transfer function of the SCI when the output is sampled during the 
even interval is (see eqn. (2:24a)) 
C _1 Hee 	z-1 (3:3) 
By setting z = exp(jwT) where T ■ 1/fc , the frequency response is then 
given by 
H(w) = - fc C l . 1 wT 
C2 	1,) 	e"P 	.(-1 	(3:4) • 	 2 
2 	I 
Comparing (3:2) and (3:4), both magnitude and phase deviations are 
present in the frequency response of the SCI, especially when w'T<<1 is 
not satisfied. The magnitude deviation is not significant. However, the 
excess phase shift is important in that it will cause distortion in the 
form of Q-enhancement in which the response of the complete filter shows 
some undesired peaking. [3] 
If eqns (3:1) and 3:3) are compared, then it can be seen that 
V OUT 
V
IN V OUT 
39 
(a) 
( b ) 	 (c) 
Fig. 3:1 (a) Analogue integrator. (b) Toggle-switched 
integrator. (c) Series-switched integrator. 
Fig. 3:2 A two-integrator loop with proper switch phasing. 
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implementing the integrator as in fig. 3:1(b) realise the mapping 
1 1 - z-1  s 	 (3:5) 
z-1 
which is the forward difference transformation. This transform the 
Imaginary axis in the s -plane to the vertical line going through z = 1 in 
the z -plane instead of onto the unit circle. Thus it maps high -Q s -plane 
poles and zeros into z -plane poles and zeros which are very close to the 
unit circle or even outside it. 
For the integrator in fig. 3:1(c), its transfer functions can be 
obtained from its equivalent circuit in which blocks of fig. 2:6(b), (d) 
and fig. 2:7(a), (d) are interconnected. When its output is sampled during 
the even interval, the transfer function is, 
He 	- C.1 	1 
CI 1 - z-1 
(3:6) 
Comparing (3:1) and (3:6), this implements the backward difference 
transformation. 
(1 - z-1 ). 	 (3:7) 
This maps the imaginary axis of the s-plane inside the unit circle of 
the z-plane. 
The excess phase shift in (3:4) can be eliminated if the output is 
sampled during the odd interval.[4] Hence, as in eqn. (2:24b), the 
transfer function of the SCI is 
Heo 	_C1. 	z•i (3:8) 
2 1 _ z-1 
which gives the frequency response, 
H(w) = 1cC1 1 	WI • C2 jw 2sin(aT 
(3:9) 
- C 3 	z-i 	(Vac) - Vb0 ) (3:12) 
C4 1 - z 1  
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Thus, if the switch phasing in the overall circuit of the filter 
ensures that the output of the integrator is sampled correctly, then 
the undesirable effects due to the excess phase shift can be avoided. 
This implementation is equivalent to realising the lossless discrete 
integrator (LDI) transformation 
1 s (3:10) 
The LDI transformation, maps the imaginary axis of the s-plane onto 
the unit circle of the z-plane and ensure stable s-domain transfer • 
functions map into stable z-domain transfer functions. The magnitude 
deviation as in (3:9) is due to the fact that only the portion - 2 	2 
of the imaginary axis of the s-plane is mapped onto the unit circle. 
The deviation can thus be adjusted, if necessary, by prewarping the 
continuous-time filter frequency, using 
2 sin (=-ALIT ) 2 (3:11) 
i.e. by replacing w in (3:2) by Q, (3:2) becomes equivalent to (3:9). 
As an example, the two-integrator loop sham in fig. 3:2 has proper 
witch phasing and thus is free from phase errors. This loop forms an 
important section in building switched-capacitor ladder filters .as discussed 
in chapter 6. Note that integrator 1 in fig. '3:2 realises the switched-
capacitor differential integrator, since capacitor C 3 is charged to the 
difference between two input voltages, Va and Vb . Using the equivalent 
circuit method in chapter 2, the input-output relation is determined to be 
From (3:12), it can also be noted that integrator 1 in fig. 3:2 
becomes a non-inverting integrator if V ei 	grounded. 
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3.2 Effects of Parasitic Capacitances  
• Another deviation of the SCI from ideal behaviour could be contributed. 
by parasitic capacitances as shown in fig. 3:3 with the SCI of fig. 3:1(b) 
drawn in its MOS implementation. The gate-to-diffusion overlap capacitance,' 
such as Cgd feeds a portion of the clock signal, (P o onto the output'. The 
effect of this feedthrough is to produce a dc offset voltage at the output 
of the integrator. Self-aligned MOS technologies with small overlap 
capacitances can be used to greatly reduce this effect. (5.] Also, if CMOS 
switches are used, the positive rising, and negative falling edges causing 
feedthrough are nearly matched and almost exactly cancelled. (6] 
Another technique to overcome clock feedthrough is by adding a network 
to the positive input of the OA to cancel the signal injected by clock 
feedthrough at the negative terminal. [7] The cancellation, however, is 
dependent upon matching of the switches involved and assumes infinite 
common mode rejection ratio (CMRR) of the • OA. besides requiring double 
the total amount of capacitances. 
Parasitic capacitances- C t2 and Cb2 from the top and bottom plates, 
respectively, of the'integrating capacitor C2, have no effect on circuit. 
operation. This is due to their being Always connected to virtual ground 
and a voltage source respectively. The top plate of the capacitor, which 
has lower parasitics, needs to be connected to the negative input of the 
OA in order not to impose stringent requirement on the OA low frequency 
gain. 
The parasitic capacitance, Ca , from the top plate of capacitor CI, 
includes parasitic capacitances from the source or drain of the switches 
connected to Cl. It is charged to V IN and discharged onto the integrating 
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capacitor. Thus error is introduced into the integrator gain. To attain 
a required accuracy,. large C1 is needed which increases the required 
circuit area. Furthermore, the parasitic capacitance is non-linear, hence, 
unacceptable harmonic distortion may be generated. 
The non-inverting integrator 1, with V a grounded in fig. 3:2, 
however, is free from effects of parasitic capacitances. The top plate 
parasitic of C3 is switched between ground and virtual ground while the 
bottom plate parasitic capacitance is switched between a voltage source 
and ground. The same arrangement is used to obtain parasitic-insensitive 
inverting SCI as shown in fig. 3:4.[8] This circuit realises the sane 
transfer function (3:6) as the series-switched integrator of fig. 3:1(c) 
except that the latter is sensitive to parasitics. 
Eqn. (3:6) shows that this inverting integrator is delay free, and 
thus, in order to realise the same function as provided by the loop in 
fig. 3:2, it is necessary to connect it with a non-inverting integrator 
having one cycle delay as shown in fig. 3:5.[9] On the average through the 
loop there will still be half-cycle delay per integrator as required to 
realise the 'LDI transformation. Integrator 1 in fig. 3:5 also implements 
a switched-capacitor differential integrator. It remains parasitic 
insensitive since the bottom plate parasitic capacitance of capacitor C 3 
is now switched between voltage sources. The input-output relation of 
the integrator is 
vde =- c3 1 ( z-i vao _ z-1 vbe) 
c4 1-z-1 
(3:13) 
Although the parasitic-insensitive integrators above provide efficient 
and practical solutions to many SCF problems, there are certain advantages 
In keeping the toggle-switched topology as in fig. 3:1(b). As an example, 
•clooT aolva2eluT-0A4 GATq.TguesuT-0TI.TErexed S:C .24.1 
. .eaoves0e4uT 2uTq.4eAuT .oAT4TglieJatIT-ornsexed toC .2Ta 
•RE;)0trelTovd.130 oT4.pirexed 144TA ao411,x9eV4T 
POIT0ITAs-eT2PO4 Ent; Jo uoTlInuoWeTdulT SOK ' C :C .2Tal 
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the toggle-switched integrator does not have a continuous path between 
input and output at any time. Thus other ways of overcoming the top-plate 
parasitics in the toggle-switched integrator have been suggested. 
One such method is through the use of the parasitic compensated 
integrator shown in fig. 3:6(a) together, with the relevant parasitic 
capacitances, C.1 and C't2. The equivalent circuit of the integrator is 
shown in fig. 3:6(b). Assuming linear parasitic capacitances, the transfer . 
function is given by 
2C (2C +  Heo 	- 	1 • 1 	t2  
C, 2 (4C i + C. 1 + C. t2) (1 - z-1 ) 	(3:14) . 
The same transfer functions as in (2:24) are obtained if C tl' Ctr This 
is possible if the routings associated with nodes 1 and 2 are made equal 
and equal-sized switches are used. (10] The same is true when non-linear 
parasitic capacitances' are considered as shown in . [11].- 
The matching condition may be difficult to ensure in practice. 
Nevertheless this method is better than predistorting the capacitor C1 
in fig. 3:1(b) to compensate for the top plate parasitic capacitance. The 
compensated integrator of fig. 3:6(a), however, requires two capacitors 
for Cl, each having double the value of C1 in fig. 3:1(b). The parasitic 
compensated non-inverting integrator is obtained by changing the phasing 
of the switches connected to nodes 1 and 2 of the integrator in fig. 3:6(a). 
It differs from the non-inverting integrator in fig. 3:2 in that it 
produces an extra half-cycle delay. 
3.3 Frequency Limitations  
Non-ideal switches and OA used in the SCI are further causes of 
deviation in its behaviour. Their effects, however, are mainly frequency 
(a) 
1 
•CZ 2 t2 
z -1 
2 
20 V
IN 0 	0 
.-1102 
ecl-r 
• CNJ 
43 •+3 • c.c.' 
c? CV 
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Fig. 3:6(a) Parasitic-compensated inverting integrator. (b) Its equivalent circuit. 
Fig. 3:7 Equivalent circuit for a charging half-period. 
Fig. 3:8 Equivalent circuit for a discharging half-period. 
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dependent. A range of frequencies can thus be found where the effects 
of these non -idealities are negligible. 
Low frequency use of the SCI is limited by leakage currents from the 
switch source and drain to the substrate during its off-state. These 
Cause a dc Voltage drift which'shows up as a component of the output 
Voltage offset. This offset can be reduced by'limiting,the usable clock 
frequency to a few hundred Hertz. 'Other major offset contributionsdue: 
to clock feedthrough and offset of the OA have also to .be reduced for. 
lowfrequency applications. The dc input offset of the OA can be reduced. 
by employing auto-zero techniques. [12] 
The switch on-resistance, R, on the other hand, has an effect on the 
maximum allowable clock frequency. Its effects have to be analysed together . 
with that of the OA non-idealities due to their interaction. [13] . The OA 
is assumed to have a finite low frequency gain, A. 0 and a single pole,- with 
output resistance, Ro . This represents a practical model for the OA with 
• its gain function given by 
A(s) = - ' AoPo 	 (3:15) 
s Po 
where Aop o:= at = 2 n f t is the unity-gain bandwidth of the OA. 
The analysis involves considering the charging. and discharging' 
. transients of the integrator. stages. In fig. 3:5, during the even half 
period, amplifier 2 is 'charging capacitor C3. If the integrating capacitor 
C2 is assumed to have been fully Charged to aftain . i'voltage V2 across it, 
then the equivalent circuit in fig. .1:7 can be Used. The output is given by 
Vout 
AopoV2 
 
Ro + 2R)C a2 + [1 + (R0 + 2R)p0C + 2RA0p0C is + p0 +Aopo 
(3:16) 
The final value of Vout  is 
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Vout It 400 = 	Ao v2 1 + Ao 
(3:17) 
 
Large Ao is thus required to ensure complete charge transfer. If Ao is 
large, then Po and the second term of the coefficient of s in (3:16) can. 
be neglected. 
The time \rout takes to reach an acceptable percentage of its final 
value can be estimated from the poles of (3:16). For complex poles, their 
real part can be taken as the controlling time constant. In case of real 
poles, the one with the lowest absolute value can usually be taken as the 
controlling term. These estimates give an indication the minimum length 
of time required for the even half period and thus the maximum crock 
frequency for the integrator. 
During the odd half period in fig. 3:5, capacitor C 3 is now discharged 
through the following amplifier 1. If V is grounded, the equivalent 
circuit for the discharging transient is given in fig. 3:8, where V3 is 
nearly equal to the final value in (3:17). The output, in this case, is 
given by, (neglecting p o in (3:15)), 
(C3/C4)(R0C4s2 - A0p0)V3 + (R0C3s 2 + 2RC3A0p0s + A0p0 ]V4 
V
out 
- - 	  
(R0 + 2R)C3s 2 + (1 + C 3/C4 + 2RA0p0C 3)s + AoPo 
(3:18) 
Thus an indication for the minimum length of time required for the odd 
half period can similarly be obtained. 
It should be noted that in fig. 3:5, the charging and discharging of 
CI occurs in the same even half period as the charging of C3. Hence, in 
actual fact, for this case, the time for the even half period need to be 
longer than that estimated using (3:16). The switch on-resistance can be 
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reduced to an or less by increasing the width-to-length ratio of the 
switching transistors but leakage will increase. A choice can thus be made - 
between the two extremes depending on whether high or low frequency 
application is desired. 
In practice, the capacitance level is usually low enough for the 
. effects of switch on-resistance to be neglected, if the frequencies of 
interest are not too high. AS an example, using capacitor values C3 = 10pF, 
C4 = 30pF and pessimistic values for R = R o = 5161, Ao = 500 and Po = 211(1kHz) 
In fig. 3:8, eqn (3:18) gives an estimate that the maximum allowable clock 
frequency is about 230kHz for Voot to reach 99.5 percent of its final 
value. If R is made zero, the maximum allowable clock frequency is estimated 
to be about 245kIlk, showing little variation over the whole range of R. 
Thus keeping the clock frequency 'below 230kHz, the effects of the switch 
on-resistance can be neglected. 
In this case, the effects of the OA finite bandwidth, wt may become 
dominant. The transfer function of the SCI, incorporating these effects, 
can be derived through time domain analysis assuming input signals which 
are Step functions as shown in Appendix A. In the loop of fig. 3:5 with 
Va grounded, 0A.1 receives a . step input at the beginning of the o clock 
phase and thus VI, is assumed to be sampled at this instant. Vd is sampled 
at the beginning of the e clock phase and it is assumed to be constant during 
this phase while being received by OA 2. Under these conditions transfer 
functions 1110e and R2e0 of integrators 1 and 2, respectively, are given by 
(let el = C3, C2 = CA for convenience), 
ql 	_1 	1 -[1-Kz-1 (1-exp(-k2))]exp(-k1) c 1 7 z 1 - 	. 1 - Kz-lexp(-k1-k2) 
(3:19) 
H
1
oe 	H
2
eo 
where 
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= Kk , k2 = w tT/2 ' K = 
  
(3:20) 
 
C 2  
If an integrator_has more than one input capacitor', then the sum of 
all the input capacitorivreplaces C1 in (3:19). However, the signals 
into these capacitors must be step functions, as assumed in the analysis. 
If the sum of the input capacitors is smaller in value than the integrating 
capacitor, and f t/fc >5, (3:19) shows that the effects of the OA bandwidth 
are negligible. [14] 
The transfer function of the SCI, incorporating the effects of only 
the finite gain, Ao can be obtained using the equivalent circuit analysis 
as in fig. 2:10, with the OA replaced by voltage controlled voltage sources. 
For the inverting integrator in fig. . 3:5, the transfer function is 
ee 	C1 1 	1 	(3:21) H = - C 1 - z 	1 + (1 + _1) 2 Ao 	c2 1 - z 4 
The same error expression as in the bracket in (3:21) is obtained for the 
non-inverting integrator in fig. 3:5. The error consists of the magnitude 
error, M(w) and the phase error, 0(w), where [14] 
C l  
M(w) = - 1 (1 + -=") Ao 	2C 2 
1 .1 	 
0(9 - CI 2Aotan (41/2) 
(3:22) 
The phase error requires the clock frequency to be low compared to the 
signal frequencies. Otherwise Ao has to be made large to keep the error 
below an acceptable level. 
The OA slew rate and settling time are Other factors which limit the 
highest possible clock frequency. The amplifier needs to respond to change 
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in signal which occurs each clock cycle. The amount of change is 
dependent on the ratio of the clock to passband frequencies. Knowing 
the maximum instantaneous Change in the signal, and given the OA slew 
rate and settling time, the maximum clock frequency can be determined. 
3.4 Noise Considerations  
.Noise is another limiting factor in the use of the SCI. The important 
sources of noise in SCI are the thermal noise in the MOS transistor switches, 
the wideband thermal noise and the l/f noise of the 0A.(15) The thermal 
noise in the switches is due to their on-resistances. The total input-
referred nes noise within the bandwidth of the integrator is approximately 
kT/C where C is the integrating capacitance and .kT is the thermal voltage. (16) 
This is assuming the clock frequency is much larger than the frequencies 
of interest. Thus C needs to be large to reduce this noise. Power. supply 
.noise coupled into the integrating node by parasitic capacitance also 
require that C be large for good power supply rejection ratio (PSRR).[17] 
However, circuit area consideration poses a limit to the size of C. 
The wideband noise of the OA has bandwidth greater than the clock' 
rate of the SCI. Hence a portion of the high frequency components of this 
noise is aliased . into the passband when the integrators are cascaded. [18] 
A low level of noise output at frequencies beyond the f t of the OA can be 
. achieved by using one or two stages OA -without an output stage. f t 'of the 
OA in excess of the settling requirements, as dictated by clock frequencies, 
has also to be avoided in order to reduce the effect of this , noise. 
1/f noise is concentrated at low frequencies and arises because of 
the Surface behaviour in the channel of MOS transistors. Its magnitude is 
dependent on the process used, the design of the OA, and the size Of input 
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transistors used in the OA. This noise is often the dominant source in 
low frequency applications. Approaches which involved modifying the 
channel of the transistors have been used in the past to reduce the 1/ f 
noise. Two other approaches, using circuit techniques, have also been 
suggested. 
One method is through using the correlated double sampling (CDS) 
technique. This involves replacing the SCI such as integrator 1 in fig. 
3:5 by the integrator shown in fig. 3:9. The OA is replaced by a very 
high gain inverter, ensuring virtual ground at the amplifier input. Thus 
the same stray insensitive function as for integrator 1 in fig. 3:5 is 
obtainable with the advantage that it is also insensitive to offset of the 
amplifier and to slow variation with respect to the clock. frequency. t19] 
The effect of l/f noise component generated in the amplifier will now be 
reduced. 
An inverter with a lower noise factor than the OA can also be used 
to reduce the wideband thermal noise component as well. Thus, in this 
case, the thermal noise of the switches becomes the dominant noise source. 
The signal output of the integrator, however, is now only available during 
the odd half period. Hence an extra clock phase' is necessary for its' use 
in the loop as in fig. 3:5. 
Another method of 14 noise reduction is by using chopper stabilisation 
technique. This involves modulating the noise using a chopping square 
wavy causing the lif noise component to be shifted to the odd harmonic 
frequencies of the chopper. If the chopper frequency is much higher than 
the signal bandwidth, then l/f noise in the signal band will be greatly 
reduced. The maximum reduction occurs when the chopper frequency equals fc/ 
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Fig. 3:9 Correlated double sampling differential integrator. 
Fig. 3:10 Fully differential switched-capacitor integrator. 
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The chopper circuitry is amenable for incorporation in an OA with 
differential output configuration such as for the fully differential SCI 
shown in fig. 3:10.[20] Vm sets the common mode voltage at the OA input. 
This configuration doubles the effective signal swing, thus increasing 
the dynamic range further. It also reduces clock feedthrough and has 
good PSRR. However, the circuitry is more complex and a differential 
to single-ended conversion may be necessary in some applications. 
These techniques enable the dynamic range of SCF to be extended 
beyond 100dB.[20] However, without these modifications, dynamic range 
of up to 90dB is still possible. This is usually sufficient in many 
applications. 
3.5 Damped Switched-capacitor Integrators  
It has been shown in sections 3.1 and 3.2 that integrator:structures 
implementing the LDI transformation can provide accurate switched-
capacitor realisation of the analogue integrator. However, a problem 
arises when damping resistance hat to be realised in damped SCI. The 
damped analogue integrator in fig. 3:11 has transfer function, - 
1 
H(s) = - 1.31J7,2  
s + 1 
i5C 2 
(3:23) 
Applying the LDI transformation in (3:10), the transfer function becomes 
T 
H(z) 	- R1C2 
1 + Tz -I  - 	(3:24) 
R5C2 
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The z term in the denominator associated with the damping resistor, 
R5 is not realisable by switched-capacitor circuits. Theoretically, a 
new z-domain variable -1 = t-I can be introduced in (3:24) to eliminate 
•the z-i term, but the circuit so obtained is unstable. Thus damping 
in biquadratic circuits and termination in ladder networks cannot be 
realised exactly through the LDI transformation. 
-1 The z-i term can, however be approximated by (a) 1, (b) z or 
(c) (1 + z-1)/2.(21] Using approximation (a). is equivalent to realising 
the resistor through the backward difference transformation in (3:7). A 
damped SCI which implements this approximation is shown in fig. 3:12 and 
has the transfer function. 
z -1 
Heo = - C 2 	 (3:25) 
C5 	-1 1 + — - z C2 
The forward difference transformation in (3:5) is used to realise the 
resistor when adopting approximation (b). One circuit implementing this 
approximation is given in fig. 3:13(a) with transfer function, 
C1 z-i 
3:26) 
This circuit is sensitive to the top-plate parasitic capacitance of C 5 . 
Fortunately when C5 is less than C 2 , which is true in most practical 
. cases, the parasitic insensitive circuit in fig. 3:13(b) can be used to - 
obtain the same transfer function (3:20. The above approximations can 
also be implemented for non-inverting damped SCI circuits. (9] 
eo 	C H = - 2 
Errors associated with approximations (a) and(b) have both real 
and imaginary terms resulting in significant frequency response distortion. (22] 
0 
Fig. 3:12 LDI integrator , with backward difference damping. 
0 V OUT 
(b) 
VIN 
VOUT 
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Fig. 3:1 1 Analogue integrator with damping. 
Fig. 3:13 (a) LDI integrator with forward difference damping. 
(b) Parasitic insensitive eqVivelent of (a). 
Fig. 3:14 LDI integrator with bilinear damping. 
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Error associated with approximation (c), on the other hand, is purely 
real. Thus approximation (c) only affects the element values with no 
dissipative effect and hence causes less distortion. However, for all 
three approximations, the distortion can be made small by having wT<<1. 
A stray insensitive damped LDI integrator implementing approximation 
(c) can be derived from integrators in fig. 3:12 and fig. 3:13(b). It 
is shown in fig. 3:14 and has transfer function, 
C l  
Heo _ C 2 
(3:27) 
   
 C5 1+— 	 -1  ;g-: -  
In this case, the resistor is implemented through the bilinear transformation 
, 2 1 - 
s -r T 1 + (3:28) 
The bilinear transformation, as the LDI, also maps the imaginary axis of 
the s-plane onto the unit circle in the p-plane and ensure a 'stable 
continuous-time filter is transformed into a stable discrete-time filter. 
In this case, however, the entire imaginary axis of the s-plane is mapped 
onto the unit circle and :prewarping is done using 
caT 
0 = 1 tan (--) 2 (3:29) 
This shows that the bilinear transformation compresses the frequency scale 
thus it enhances the high frequency attenuation for loWpass and bandpass 
filters. This is especially advantageous when the clock to signal 
frequency ratio is low. The LDI transformation, on the other hand, expands 
the frequency scale.[22] 
The possibility of implementing the bilinearly transformed resistor 
Implies that accurate switched-capacitor realisation of the analogue integrator 
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is also possible through the bilinear transformation. Also, damped 
.bilinear SCI can be realised exactly without the restriction wT<<1. 
Thus the Nyquist frequency is the lowest frequency the clock Can take 
though anti-41iasing requirement may set a higher limit. 
The circuit in fig. 3:15(a) has the transfer function, [22] 
-1 uee _ Cl 1 + z  
2C2 1- z-1 	(3: 30) 
This is equivalent to putting (3:28) in (3:1) and replacing R1 by 
1 /(fey, i.e. the bilinear integration is performed. The circuit in 
fig. 3:15(b) also realises the transfer function (3:30) if the input 
is full cycle sampled-and-held. [23] The circuit in fig. 3:15(a) does 
not have this limitation but requires two operational amplifiers. A 
number of other circuits have been suggested to implement bilinear 
integration but they are sensitive to stray capacitances.[22][24][25] 
Non-inverting bilinear integration is possible with the circuit in fig. 
3:15(a) if the switch phasing of the switches at the OA input is 
interchanged as shown in brackets. For the circuit in fig. 3:15(b), a 
unity-gain inverting amplifier is required at its output to realise the 
non-inverting bilinear integrator. 
Fig. 3:16(a) shows a damped bilinear SCI with transfer function, 
C.1 	-1 (1 + z ) 
1 + c5 - (1 - c5 )_ 
2 	
-1 
2C 2 
z 
(3:31) 
Putting (3:28) in (3:23), the transfer function becomes, 
T 	 -1) 
H(z) = - 14 
(1 + z 
2  3:32) 
 
-1 1 + 2R5C 2 	2R5 
Hee = - 2C 2 
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(a) 
	
(h) 
Fig. 3:15 Stray insensitive bilinear integrators. 
(a) 	 (h) 
Fig. 3:16 Bilinear integrators with damping. 
Fig. 3:17 A circuit realising first order filter with finite zero. 
(3: 35) and cl .7 C6 in (303). 
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If..H(s) in (3:23) is the prewarped desired function, then the 
capacitor ratios, for the switched-capacitor circuit in fig.. 3:16.(a) 
realising the desired function, can be obtained directly from the constants 
of H(s) and the clock frequency. Fig. 3:16(b) also realises a damped 
bilinear sci with the same transfer function (3:31) if its input is full 
, cycle sampled-and-held. [26] 
The damped integrators can be used to realise first order lowpass 
transfer functions, as illustrated by (3:23) and (3:31). Finite zeros 
can also be realised by such circuits by including switched-capacitor, 
as shown in fig. 3:17. If the input is full cycle sampled-and-held, its 
transfer functions are 
(3:33) 
Heo = z-iHee 
 
The output is thus also fully held over the clock period. [26] Similar 
transfer function as in (3:33) is also obtained if the backward, forward 
or bilinear transformation is applied to the s-domain transfer function, 
H(s) 	_ a.s +a0 o  (3:34) 
 
; + b 
 
For example using the bilinear transformation by applying (3:28) 
to (3:34) the following transfer function is obtained 
H(z) 	-  (a. + a0T/2) - (al - a0T/2)z-1 =  
1 4- b0T/2 - (1 - b0T/2)z-1 
The capacitor values in (3:33) can thus be designed, in this case, by 
equating the coefficients of z in (3:33) with those of (3:35). A first 
order highpass transfer function can be obtained by setting ao = 0 in 
(3:35) 
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3.6 Summary  
In this chapter, the derivations of SCIs through the various 
transformations are shown. The parasitic insensitive inverting and 
non-inverting integrators derivable through the backward and forward 
difference transformations respectively, can be combined in a loop to 
realise the LDI transformation. The LDI transformation i4 a suitable 
s-z transformation but LDI transformed resistor is not realisable by 
SC circuits. The bilinear transformation is a more suitable transformation 
but its use results in SCIs which require more 0As in order to be 
insensitive to parasitic capacitances. 
• Besides the effects of parasitic capacitances, other factors 
limiting the use of the SCIs are noise contributions from the MOS components 
and non-idealities in the switches and 0As. Modifications of the SCIs 
to reduce noise are possible if very large dynamic range is requited. 
Non-ideal MOS switches and 0As restrict the useful frequency range of 
the SCFs.. Its extension is possible With further improvement to MOS 
components especially the 0As. 
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CHAPTER DOUR 
DESIGN OF SWITCHED-CAPACITOR BANDPASS FILTERS 
The design of switched-capacitor bandpass filters are used as examples 
for the application of the various techniques possible in switched- 
capacitor filter design. In particular, the bandpass (BP) filter required 
for acoustical measurement, i.e. the one-third octave bandpass (OTOB) 
filter is designed. This chapter gives the preliminary designs necessary 
before the application of the SC techniques such as the prewarping of . 
the specifications. Also, procedures for obtaining the transfer function 
and the ladder network which meet the specification are given. The SC BP 
filters are then designed according to the various techniques in the 
following chapters as the techniques are described. 
4.1 'Specification of the Bandpass Filter  
The specification of the OTOB filter can be obtained from the British 
Standard 2475:1964 and is given in fig. 4:1 and Table 4:1.[1] A set of 
these filters is required for acoustic noise measurement. The preferred 
midband frequencies, fm are given by 
fm = 1000 x 10
n/10 (4:1) 
where n is a positive or negative integer or zero. [1] The list of 
midband frequencies intended to be achieved by the SC BP filters are 
given in Table 4:2. 
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Table 4:1 Specification for one-third octave Bandpass Filter. 
Frequency Range Attenuation 
AdB 
From -f2-1 
121-24 
= 	0.944f 	to f m 120 m = 1.060f m -0.5< A< 1 
From = 	0.891f 	to f m m = 1.122fm -0.5‘ A‘ 6 
At fm 
8 (2- °79 m m to f 8r--- v 	2 = 1.260fm Z 13 
Below fm — 4 and above 4 fm Z . 50 
Below fm ir- 	 and above 8 fm 2 60 
Table 4:2 Preferred Midband Frequencies for one-third octave Bandpass 
Filter. 
Midb and frequencies. 
Hz 
fm 
HZ 
(nominal values) 
kHz kHz .  
10 100 1.0 10 
12.5 125 1.25 12.5 
16 160 1.6 16 
20 200 2.0 20 
25 250 2.5 
31.5 315 3.15 
40 400 4.0 
50 500 5.0 
63 630 6.3 
so 800 8.0 
66 
4.2 Transfer Function Satisfying the Specification  
From the specification in Table 4:1, the frequency values are 
normalised to fm and rewritten in Table 4:3. These frequencies are 
geometrically symmetric, i.e. 
fm
2 = f+1 .f  -1 = f+2 .f  -2 = f+3 .f  -3 = f.t.4 .f -4  
(4:2) 
Thus the specification for the reference lowpass filter can be obtained 
by using the lowpass to bandpass transformation 
s = a (+ -) 	 (4:3) 
In this case 
fm  a = 	- 8.651359 	(4:4) f+1 - f-1 
and R = 27. Thus using (4:3), the frequencies for the specification of 
the lowpass (LP) filter in fig. 4:2 are given by 
g = - (4:5) 
The calculated frequency values are given in Table 4:3. 
Table 4:3 Specified Frequencies of the OTOB Filter and its corresponding 
reference Lowpass Butterworth filter gain response. 
Frequency 
values 
g = a(f+ - f-) 
a = 8.651359 
magnitude (dB) 
d = 0.337106 
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Fig. 4:1 Specification for the OTOB filter. 
Fig. 4:2 Specification of the reference lowpass filter 
corresponding to that of the OTOB filter. 
H(g) 	= 
)1 + d2 g4 
1 (4:6) 
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The specification in fig. 4:2 can be satisfied by a second-order 
Butterworth LP filter with magnitude function 
Using d = 0.337106, the magnitudes as given in the last column of Table 
4:3 are obtained at the specified frequencies. These values satisfy the 
given specification with allowances for droops which may be caused by the 
antialiasing and smoothing filters and the sample-and-hold function, and 
also for some tolerance in the element values. With the above d, the 
Butterworth LP filter transfer function is given by 
Hix ( s) = 
l/d  
s 2 + 1/77a s + 1/d 
(4:7) 
Applying the transformation in (4:3), the BP transfer function is 
	
^ 2 	2 	 S 
HBP (s) = 	a
2d  
(4:8) 
For the design of filters using cascaded biquadratic sections, the BP 
transfer function can be factored as 
HT() 	KTs2s) = 
wA 	2 	 wB (s + — 8 wA ) (
2 s + — s + wB
2 ) 	(4:9) 
where both biquads are set the same Q. Equating (4:8) and (4:9), we have 
2 	2 	2 .2 Q = a d + k + (a d) + 1/16 	(4:10a) 
2 	2 . 02 	fa_ _ 1) 41 (g__ 	) 1.2 _ 1 	(4:10b) w2A,B 	R va2d 	ad 
n2 
KT = 	R (4:10c) 
a2d , 
s +--- — s + R
2 (2 + — )8  4 2RIF 3 2 	K a d 
n_3 
ad 
hA(s) = 	
KAs 
2 + 0.822243s + 34.2865 
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Thus for values in Table 4:3, using BP functions for both factors, 
the two biquadratic transfer functions are 
(4:11a) 
hB (s) = 	  
s2 + 0.946754s + 45.4566 
where KT = KA.KB = 1.56468. 
(4 :11b) 
4.3 Transfer function satisfying the Bilinearly-prewarped Specification  
If the SCF is to be designed using the bilinear transformation then 
it is necessary to prewarp the specification according to (3:29) 
especially when low f c/fm is used. The clock frequency, fc is chosen to 
be 16 times the midband frequency of the BP filter. This is the lowest 
possible, so as to account for the magnitude specification at 8f m. The 
other consideration is that of the requirement for the antialiasing and 
smoothing filters as may be desired. With this low fc at least a third-
order LP function is required for the antialiasing filter. High f c , 
however, results in large capacitor spread and large total capacitance 
required by the SCF which means more silicon area. Thus the emphasis, 
in this choice, is to achieve the lowest total capacitance possible for 
the SCF. 
Using (3:29) which, in this case, is 
= 32 tan (•f) 	 (4:12) 
the prewarped frequencies are shown in Table 4:4. The prewarped frequencies 
are no longer symmetrical. The symmetry factor can be calculated as 
R 	.g1 +4 -4 
SI+1 .0-1 
(4:13) 
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which is greater than unity. The prewarped specifications are made 
geometrically symmetric by using the reference frequency 
0R = vrri1+1. n-1 (4:14) 
and decreasing the upper stopband frequency, 044 . [2] Thus 
o
+1 . 
g +1 = nR g -1  
0 	 1 g-4 = -4 , 	
_ 44 - 8_4 
nR 
(4:15a) 
(4:15b) 
Similarly the other frequencies are calculated and are shown in 
Table 4:4. From this the specification of the corresponding reference 
LP filter is obtained using 
g = a(k+ - L) (4:16) 
where 
a = 	1 	= 8.429955 (4:17) 
 
- 
Li 
 
Using a second-order Butterworth LP function, the specification is 
satisfied, with allowances as before, at values given under g in Table 4:4 
with d = 0.343383. Following similar steps as in section 4.2, the two 
biquadratic transfer functions are 
K
A
s HA(s) = (4:18a) 
s 2 + 0.845999s + 35.1098 
HB (s) = 	KEs 
s2 + 0.976431s + 46.7706 
where KT = KA.KB = 1.66063. 
(4:18b) 
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Table 4:4 Bilinearly prewarped frequencies of the OTOB filter and 
its corresponding reference Butterworth LP filter gain 
response. 
Sub- 
script 
f SZ 
27r g OR=6.365762 
g 
a=8.429955 
magnitude 
(dB) 
d=0.343383 
m 1.000000 
+1 1.059463 1.075015 1.061070 1.000000 -0.484 
-1 0.943874 0.954831 0.942445 
+2 1.122462 1.125591 1.999321 -4.60 
-2 0.890899 0.900098 0.888422 
+3 1.259921 1.266129 4.015356 -15.0 
-3 0.793701 0.800189 0.789809 
+4 4.000000 5.092958 4.049315 32.05372 -51.0 
-4 0.250000 0.250201 0.246955 
+5 8.000000 8.103513 67.27196 -63.8 
-5 0.125000 0.125025 0.123403 
4.4 Transfer function satisfying the LDI-prewarped specification  
When the SCF is designed using the LDI transformation, prewarping 
is done according to (3:11) if low fc/f m is used. As mentioned in 
chapter 3 this transformation reduces the high frequency attenuation 
of the BP filter. If very low f c is used, the high frequency attenuation 
may not meet the specified values. In fact f c = 16fm cannot be used if . 
a fourth-order Butterworth BP filter is required to meet the specification. 
Instead, f c = 24fm is chosen. In this case (3:11) becomes 
nf 
n = 48sin(-2--) 4 (4:19) 
The prewarped frequency values are shown in Table 4:5. These are 
also not symmetrical but the symmetry factor is less than unity. They 
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are made geometrically symmetric by using SIR as in (4:14) with kw 
as in (4:15a) and increasing the lower stopband frequency as follows, 
°+4 1 
g+4 = R ' a-4 = g+4 	(4:20) 
The other frequencies are similarly calculated and are shown in Table 
4:5. The specified frequencies of the reference LP filter are given 
under g with a = 8.701280. The specification is satisfied by a second-
order Butterworth LP function with d ■ 0.342392. 
Table 4:5 shows that less allowances for tolerance in the element 
values are available for the stopband attenuation. However, it is not 
detrimental in this case since the higher frequency attenuation will be 
enhanced by the antialiasing filter response while for the lower frequencies 
of the BP response, a margin has been created when the prewarped values 
are made geometrically symmetric. 
Table 4:5 LDI-prewarped frequencies of the OTOB filter and its 
corresponding reference Butterworth LP filter gain response. 
Sub- 
script 2 21. g 0R=6.265137 
g a = 8.701280 
magnitude 
(dB) d=0.342392 
m 0.997147 
+1 1.056070 1.059112 1.000000 -0.481 
-1 0.941475 0.944187 
+2 1.118428 1.121650 2.002212 -4.60 
-2 0.891544 
+3 1.254217 1.257830 4.027043 -15.0 
-3 0.795020 
+4 3.819719 3.830722 31.06074 -50.4 
-4 0.249955 0.261047 
+5 6.615947 6.635005 56.42162 -60.7 
-5 0.150716 
CA LA 
4.5 Ladder network satisfying the specification  
The normalised LP ladder network satisfying the second-order 
Butterworth function with a given d is shown in fig. 4:3.[2] The 
ladder network for the OTOB filter is then obtained by applying the 
transformation in (4:3). This is shown in fig. 4:4. 
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r1 =r2=1 
i i =c 2=15-a 
Fig. 4:3 Ladder realisation of second-order Butterworth 
lowpass filter. 
R 1 =R2=1 
LA=al 1R 
CA=1/031 111R ) 
LB=1/(acilR ) 
CB=ac 2AlR 
Fig. 4:4 Ladder realisation of fourth-order bandpass filter. 
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CHAPTER FIVE 
SWITCHED-CAPACITOR BIQUADS 
One common method in the design of high order active-RC filters is 
through cascading biquadratic circuits. Similar procedure is possible 
for SCF realisations. As mentioned earlier, the biquadratic networks 
which are of special importance to SCF design are those which use integrators 
as building blocks. These integrators can be realised in SC forms through 
the LDI and bilinear transformations. Thus by directly replacing the 
integrators of the active-RC biquadratic circuit with SCIs as described 
in chapter 3, the resulting SC biquad can simply be designed. 
However, in this case, the SC biquad obtained using LDI integrators 
requires that wT<<1. The SC biquad obtained using bilinear integrators 
does not have this limitation but requires more 0As so aa to be insensitive 
to the effects of parasitic capacitances. Nevertheless it is desirable 
that the bilinear transformation be used in order to achieve a wider 
range of usable frequencies. 
A better design possibility involves finding a SC biquad which has 
transfer function equals to the bilinear transformed transfer function of 
any biquadratic continuous-time filter.[1] This is illustrated for the 
first order transfer function by eqns (3:33) and (3:35) in chapter 3. 
A general SC biquad can be obtained based on the two-integrator loop 
topology as in fig. 3:5. The biquad requires only two 0As and is free 
from the effects of parasitic capacitances. The capacitor ratios are 
designed by equating coefficients of the SC biquad z-domain transfer function 
with those of the bilinear transformed s-domain transfer function. 
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When using the bilinear transformation, the s-domain transfer 
function must be prewarped by adjusting the cut-off and stopband edge 
frequencies according to eqn (3:29). The prewarping of the specification 
presents no difficulties but it does require a new filter table look-up ' 
or a new run through an approximation program. This can be avoided by 
using another method of designing SCF which works quite well for biquadratic 
sections. It involves setting up design equations based on matching the 
z-domain transfer function directly with the s-domain transfer function. [2] 
These two design methods for the SC biquad are described further in the 
following sections. 
5.1 General Biquadratic Structure  
. A .general switched-capacitor biquadratic structure based on the two-
integrator loop topology is shown in fig. 5:1. It has z-domain transfer 
functions from both V1 and V2 of the form, 
H(z) _ y + cz—1 +z-2  
+ az-1 + sz-2 
(5:1) 
In the general structure, all possible parasitic insensitive switching 
arrangements for each required switched-capacitor of the integrators are 
included, such as, PC2 , QC2 , RC2 and SC 2 for the SC between the two 0As. 
Only one of the two integrators need to be damped. In this case, it 
does not matter on which OA the damping SC is placed since the output can 
be taken from either V1 or V2 . 
	fig. 5:1, the damping is provided by 
eitherofTC2 ,1.1C2 ,WC2 or YC2 on OA 2. Alternatively, damping can be 
provided by connecting an unswitched capacitor between the 0As. An 
unswitched capacitor in the analysis is equivalent to the set of all possible 
switched-capacitors. If an unswitched capacitor VC 2 is required between 
Fig. 5:1 A general switched-capacitor biquadratic structure. 
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and the negative input of OA 1, then this is equivalent to making 
E=F=G=J=E'. 
This equivalence is illustrated in fig. 5:2. The z-domain 
equivalent circuit of the set of all possible switched-capacitors shown 
in fig. 5:2(a) can be derived from the block in fig. 2:6(a). When both 
ends of the circuit are either voltage driven or at virtual ground then 
the equivalent circuit is given in fig. 5:2(b). When E=F=G=J, this is 
equivalent to the equivalent circuit of the floating capacitor in 
fig. 2:6(b) under the same terminal conditions. 
The transmission zeros for the biquadratic.transfer function are 
realised by the multiple feed-forward paths provided by the SCs from V IN 
in fig. 5:1. Many of these SCS can be removed depending on the application 
desired of the biquad. Also, for reasons of stability, neither capacitors 
EC/ and PC 2 nor capacitors JC/ and SC 2 can both exist in a practical 
circuit. [3] Further reduction in the capacitor and switch count can be 
effected using SC element transformations which are specific cases of 
that shown in fig. 512. 
Some examples of the SC element transformations are shown in fig. 
5:3.[3] Unless specified, terminals 1 and 2 are either voltage driven or 
at virtual ground. In fig. 5:3(c), 1(a) and 1(b) must both be driven by 
different voltage sources or both at different virtual grounds. If EC/ 
and GC1 are unequal reduction is still possible by the transformations 
shown in fig. 5:3(d).[4] The switches marked (*) can be removed and the 
capacitors GC / and EC/ are connected directly to terminal 2, if terminal 1 
is connected to a full cycle S/H source and 2 is at virtual ground. 
79 
(a)  
EC 1 
JC 1 
(b)  
Fig. 5:2 (a) A set of parasitic-insensitive switched-
capacitors with all possible switching arrangement. 
(1,2 are either voltage driven or at virtual ground). 
(b) z-domain equivalent circuit of (a) equivalent to 
that of an unswitched capacitor when E=F=G=J. 
<=4› virtual 
ground 
fu 1 
cycle 
S/H 
input (b) 
EC 1 
	02 1 ( a) 	e o  <=> 
	° 1 (0b) EC 1 =GC  1 on (c) 
1 
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EC 1 =GC 1 	o 2 .<). 	1 	II 	  
( a) 
full 
cycle S/H 
input 
virtual 
ground 
EC 1 =GC 1 
	II 	 
EC 	For E=1•G 
	o 11-{1.  1 	GC 
7k1 For 
G>E 
(d) 
Fig. 5:3 Switched-capacitor element transformations. 
1,2 are either voltage driven or at virtual 
ground. In (d) the switches marked (*) can 
be removed as in (b) if the same terminal 
conditions exist. 
Fig. 5:4 z-domain equivalent circuit of the biquadratic structure in fig 4:1 
V2 + e z--1 +  
VIN 
V2 
and 
ee H 2 
H2
oe 
o 
IN 
+ 2 z
-1)/A 
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5.2 Transfer Functions of the general biquad  
The SC biquadratic circuit of fig. 5:1 can be replaced by its 
z-domain equivalent circuit using the equivalence in fig. 5:2 and the 
blocks in fig. 2:7. The equivalent circuit is given in fig. 5:4, from 
which the transfer functions from the input to V 1 and V2 respectively 
are determined to be 
V1
e 
- 1 H 1 
	e 
ee 	— 	= (y_ + e z + 61 z
-2 )/A 	(5:2a) i 	1 VIN 
Vl
e 
H1
oe 	 - 	- - 	= z 1 (4). + a z 1 )/A 	(5:2b) o 	I 	1 VIN 
(5: 3a) 
(5 :3b) 
where 
-1 A . 0 + az 4- OZ-2 (5:4a) 
0 = (1+ T - EP)(1 + Y - JS) 	 (5:4b) 
a = (1 + T - ER) PQ - (1+Y)] + (1 +W -GP) [FS -(1 + U)] 
+(P - R)[F(1 + Y) 	3(1 + U)] + (Q - S) [E(1 + W) - G(1 + T)] 
(5:4c) 
= (1 + W - GR)(1 + U - FQ) 	 (5 :4d) 
y1  = (1 + Y - JS) [EK - A(1 + T)] 
	
(5 :5a) 
el = (1 + T - ER) [B(1 + Y) - JL] + (1 + U - FS) [A(1 +14) - CAC] 
+(AR - K) [F(1 +Y) - J(1 + U)] + (BS - L)[E(1 +W) - G(1 + T)] 
(5:5b) 
6 = (1 + W - GR)[FL - B(1 +u)] 1 (5:5c) 
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= (1 + T - ER)[JN - D(1 + Y)] + (1 + Y - JS)[C(1 + T) -EM] 
+ (N - DS) [E(1 + W) - G(1 +T)] 	(5:5d) 
a
1 
= (1 + W - GR)[D(1 + U) - FN] + (1 + U - FS)[GM - C(1 + W)] 
+ (M - CR)[F(1 +Y) - J(1 + U)J 	(5:5e) 
and 
y2 = (AP 4()(1 + Y - JS) 
	(5:6a) 
e 2  = (( - AR)(1 + Y - JQ) + (L - BS)(1 + W -.GP) 
+(R - P) [B(1 + Y) - JL] + (S - Q) [A(1 + W) - GK] 
(5:6h) 
= (BQ - L)(1 W - GR) (5:6c) 
= (DS - N)(1 + W - GP) + (M - CP)(1 + Y - JS) 
+(R - P)[JN - D(1 + Y)] 	(5:6d) 
2 = (N - DQ)(1 + W - GR) + (CR - M)(1 + Y - JQ) 
+(S - Q)[GM - C(1 + W)] 	(5:6e) 
The other transfer functions H 1 , H1
eo
' H2
0  , H2
eo are derivable 
ee 	oe 	ee 	oe from H1 ' H1  , H2 ' H2 respectively by recognising and interchanging 
the SC elements which are relevant to the transfer functions. A, B, E, F, 
K, L, P, Q, T, U are replaced by D, C, J, G, N, M, S, R, Y, W respectively 
H2ee and vice versa. Also, Hi°e , H2°e can actually be derived from H iee , 
respectively by replacing A, B, K, L in H/ee, 112ee with -CZ-1, -DZ+1 
+I -NZ , -NZ respectively. 
In the above analysis for the transfer functions, the input signal is . 
assumed to be sampled and held twice per clock period. Eqns (5:2) and 
(5:3) show that the biquadratic transfer functions are achieved when the 
input and output are sampled synchronously, i.e. both during the even clock 
phase or both during the odd clock phase. Thus for a particular biquadratic 
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transfer function, the structure in fig. . 	needs to sample the input 
voltage only once per clock period. 
As an example, for the transfer function H 2ee , the switched capacitors 
which are connected to the input during the odd clock phase can be removed. 
The modified structure can then take input which is held for any time 
interval less than or equal to the clock period. The Clock phases, however, 
have to be adjusted so that the even clock phase is not longer than the 
time the input is held. In the limit, the S/H-function is not necessary 
and an analogue signal can be applied directly to the input of the modified 
biquadratiC structure. 
0 - Note, however,, that in general H2e0 z IN2ee thus the Output during 
the odd clock phase is different from that during the even clock phase. 
If a fully held output signal is desired, the biquad has to be followed by 
a suitable S/H circuit. A fully held output signal can be obtained 
directly from the biquad if charge transfers onto the integrating capacitor 
of the OA, from which the output is to be taken, are allowed only during 
one of the clock phases. 
If the input signal to the biquadratic structure in fig. 5:1 is 
sampled, say at the start of the even clock phase and held over the full 
- clock period, i.e. VIN° = 	1VINe' then from (5:2) and (5:3), 
(Hiee +H1
oe)VIN
e 
ee 	-1 oe 	e V = (H2 + 	H2 )VIN 2 
5:7a) 
5:7b) 
Thus biquadratic transfer functions are still achieved during the even 
clock phase. 
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5.3 Derivation from the general biquad  
All the second-order switched-capacitor circuits in the literature 
based on the two-integrator two-clock phase structurecan be generated 
from the general biquadratic structure in fig. 5:1. The transfer functions 
Of these circuits can also be easily derived from ecins (5:2) or (5:3). 
Many different ,biquad realisations are possible from the general structure 
for any desired,transfer function. For examples, there are choices between 
using V1 or V2 , and between damping with a switched-capacitor or using 
the unSwitched capacitor. 
There is no single biquad realisation which can be suitable for all 
applications. Also, so far, there is no general method to determine the 
biquad realisation which is most suitable for any particular application. [4] 
Thus it is necessary to compare all possible realisations in any particular 
design if the most efficient realisation is required. Some of the 
considerations for making this choice are as given in section 1.4. 
Fig. 5:5 shows an example of a second order circuit generated from 
the general structure which is capable Of realising bandpass transfer 
functions. The SC element transformations in fig. 5:2 and fig. 5:3 are 
used to reduce the number of capacitors and switches. Further switch 
reduction is obtained by making similarly switched capacitors share a common 
switch as shown at the negative inputs of the 0As. The damping for the 
Circuit is provided by the unswitched capacitor E'C l . 
Using eqns (5:2) and (5:3), setting to zero all unused capacitors, 
the following transfer functions are obtained, 
H e = [(EK + 	- A) + (A - GK)Z-1 ]/A 	(5:8a) 1e  
EC 1 
• 
EfC
1 
 = FC
1 
 = GC
1 
 = JC
1 
RC
2 vi 
Fig. 5:5 A circuit for realising second-order bandpass transfer functions. 
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oe 	-1 H 	= Z [(C - EM - 	+ (GM C)Z-1 ]/A 1 (5:8b) 
(5:8c) 
(5:8d) 
oo 	-I oe H1  = Z H1 
eo 	-I ee H1  = Z H 1
and 
where 
H2
ee = [-K + (K - AR)Z-1 1/A 
H2
oe = Z-1 M + (CR - M)Z-1 1/A 
. 2-I H oe H2° 2 
ee 
H2
eo 	H2 
(5:9a) 
(5:9b) 
(5:9c) 
(5:9d) 
-1 A = 1 + (ER + E'R - 2)Z + (1 - GR)Z -2 (5:10) 
If the input signal to the circuit in fig. 5:5 is full cycle sampled-
and-held, then using eqns (5:7) to (5:10), noting the equality of some of 
the capacitors, the transfer functions of the circuit becomes 
-1 
H (z) = 
v1 _ (EK + E'K - A) + (2A - ER - 2E'K)Z + (E'K - A)Z -2 
1 	V e 1 + (ER + E'R - 2)Z -1 + (1 - E'R)z-Z IN (5:11) 
-/ e =Z V Vi 	1 
H2 (z) - 
2 = 	K + (AR - 2K)Z 1  + (K - AR)Z-2 - 
VIN
e 1 + (ER + E'R - 2)Z 1  + (1 -  - 
(5:12) 
-I e V2
o = Z V '2 
The outputs from both V1 and V2 are also held over the full clock period. 
This circuit and the transfer functions can also be derived from the general 
biquad given in [4]. The denominator such as in (5:11) and (5:12) ensure 
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that allstable poles can be realised by the circuit. The numerators, 
on the other hand, allow the different usable forms of the bandpass 
function to be realised as shown in table 5:1. 
The generic forms are referred to as BPij, •where i, j denote the 
number of (1 + Z-1), Z-1 factors respectively. The BP10 function arises 
when the bilinear transformation is applied to an s-domain BP transfer 
function. The BP01 and BP00 are achieved from the s-domain BP transfer 
function through the forward difference and backward difference transformations 
respectively. Table 54 also shows that H i (z) realises positive BP functions 
whereas H2  (z) realises negative functions. . 	. 
The  circuit in fig. 5:5 can be modified for an input signal which 
is not held for the full clock period by switching the input capacitors to 
. the signal during the even clock phase. This means only switched capacitors 
AC1 and KC 2 are used at the input. From (5:8) and (5:9) ., H1°e , H100 , 
H 	00 and H2  become zero. The outputs are still fully held but only the 
Table 5:1. 'Design EqUations for.realising.the different generic forms , 
Of the bandpass functions using the circuit of fig. 5:5. 
Generic 
form 
Numerator 
H1 (z) 
Design Equations 
H2 (z) 
BP10 ' 	-1 	-1 KZ (l - z)(1 + z) 
EK A = --- + E'K 2  z 	EK' K = T 
2K = AR 
z K 	= -K 
BP01 7 . KZ z 1 (1 - z ..1) 
A = EK + E'K 
KZ = EK 
K=O  
KZ = - AR 
BP00 KZ (1 - i-1) 
'A = E'K 
KZ = EK 
K = AR' 
Kz = - K 
transfer functions of the general form, 
2 + als + 
+ bo 
H(s) (5:13) 
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BP00 function can be realised. If the - BP10 function is required with this 
input signal, then AC I = BC1 and KC 2 = LC 2 have to be used as the input 
witched-capacitors, and switched-capacitor RC 2 in fig. 5:5 has to be 
replaced by the switched capacitor QC2 . The same transfer functions as 
(5:11) and (5:12) are obtained with R replaced by Q. The output, however, 
is no longer fully held. [4] 
In the following design examples, the input signal is assumed to be 
held over the full clock period. The circuit in fig. 5:5 is used for the 
design of BP filters which fit the specification given in chapter 4. 
Circuits for realising other second-order transfer functions, such as the 
bypass, highpass (HP), notch and allpass (AP) can also be generated from 
the general biquadratic structure in fig. 5:1 but are,not discussed in 
detail here. 
5.4 Design using the Bilinear Transformation  
Higher order SCFs can be designed using the circuits realising 
bilinear transformed biquadratic transfer function which can be derived 
from the general structure in fig. 5:1. The following steps can be used. 
1. The frequencies, at which the filter magnitudes are specified, are 
prewarped according -to eqn.(3:29). 
2. Filter tables or computer programs are then used to find a transfer 
function HT(s)'whose magnitude function H T (p) meets the specification. 
The procedures shown in chapter 4 are used in our case. 
3: If lq(S) is even, then it is factored into the product of biquadratic 
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These second order transfer, functions are chosen taking into 
consideration conditions for optimum pole-zero pairing, cascading 
sequence and gain distribution. [5] 
4. The bilinear transformation as in (3:28) is then applied to (5:13). 
The bilinear transformed biquadratic transfer function is then 
H(z) 
(a2 +a1.112+a0T2/4)+2(a0T2 /4 - a 2)Z-1 + (a
2 
 - a
1 
 T/2 + a T2 /4)Z-2 . 	o - 
(5:14) 
5. Biquadratic circuits with transfer function equivalent to H(z) in 
(5:14) can be derived from fig. 5:1 and the capacitor ratios are 
designed by equating their coefficients. 
6. The resulting biquadratic circuits are then cascaded to realise the 
overall filter transfer function. [1] 
7. If HT (s) is odd, the remaining first order factor can be realised 
as described by eqns (3:33) to (3:35) and the circuit such as in 
• fig. 3:17 is appropriately cascaded to the other biquadratic circuits. 
Third order SCF sections can also be used in cascade with the 
biquadratic circuits for odd transfer functions. [6] 
If the filter requirements are already given by its s-domain transfer 
function, the easier approach is to first factor the. transfer function into 
second order sections. The prewarped s-domain functions are then obtained 
by prewarping critical frequencies of these second order sections. Then 
steps (4) onwards can be used. This approach allows different clock. 
frequencies to be used for different sections. 
(1 + b
1 
 T/2 + b
o
T2 /4) + 2(b
o
T2 /4 -1)Z-1  + (1 - b
1 
 T/2 + b
o
T2 /4)Z-2 
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5.5 Design by matching transfer functions  
The prewarping step above can be avoided by matching the factored 
second order s-domain transfer function directly with the z-domain 
transfer function of the biquads. The s-domain first and second order 
transfer functions can be expressed, in general, by 
ha (s) - 
Ksa(s + az ) (5:15a) 
s +a  
 
s 	2 	(13 z hb (s) = K b (s + -Q-; s + w 2 ) 
s2 + -2. s + w 2 Qp 
(5:15b) 
The corresponding z-domain transfer functions are expressed as 
KZ (l + a 
1 + otz 
-1 	-2 Kzb (1 + c'Z + Hb (z) 
1 + &z- . + 0'Z-2 
(5:16b) 
The coefficients 0',a' and 0' of the denominators in (5:16) can 
be expressed in terms of the pole frequencies a , w and pole quality P P 
factor Q of (5:15), which are 
= exp (- ap /f c) 	 (5:17a) 
0 
a 1 = - 2 exp (- 7,2 ) cos 0 	772 ) (5:17b) LQ xi) 
0 
0' = exp (- -2-Qp ) 	 (5:17c) 
wn, where 	= wT is the normalised frequency, i.e. R 	r/fc •[7] 	y', e' and 
6' are given by similar expressions as for 0', a' and 0' respectively, 
with the subscript p replaced by z. 
Ha (z) = (5:16a) 
HA(s) = KATA = 	  s 2 + 0.845999 s + 35.1098 
K s (5:21a) 
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The matching of the gain of the functions at any desired frequency, w 
can be done by noting that 
- 11 + uz-1 + vz21 z=ein =1/1 + u
2 + v2 + 2vcos(2Q) + 2u(1+ v)cosn 
(5:18) 
Thus for gain matching at low (L) frequencies -(s = 0, z = 1), K z can 
be obtained from (5:15b), (5:16b) and (5:18), 
KZ 	1 + a' + 	, 
w z ) 2 Ks bL 1 + c' + 6' 
(5:19) 
For matching at high (H) frequencies (s = 00,. z = -1), 
KZ 	1 - a' + 	Ks bH 1 - c' + 6' 
(5:20) 
Kza can similarly be obtained using (5:18) when v = 0.[2] The transfer 
function of any first or second order switched-capacitor circuit can then 
be equated to the z-domain transfer function in (5:16) and design equations 
for the capacitor ratios can be derived. 
5.6 Design Example using the Bilinear Transformation  
The transfer functions of two biquad sections which when cascaded 
satisfy the bilinearly-prewarped specification of the OTOB filter are 
derived in chapter 4. These are 
KBs 
s(s) = KBTB =  	(5:21b) 
s 4 + 0.976431 s + 46.7706 
where KT = KA .Ks = 1.66063 and HT = HA .HB . 
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The pole-zero pairing in (5:21) is chosen so that both sections 
can be realised by the BP circuit of fig. 5:5. Both the denominators 
have the same Q and the zeros are both at s = 0. Thus the sensitivity 
of the filter to component variations is quite independent of the pole- 
zero pairings.[5] With respect to the section dynamic ranges equalisation, 
the pairing in (5:21) is not far below the optimum. Sections with the 
Optimum pairing are discussed in section 5.7. 
The overall dynamic range of the filter is also controlled by the 
ordering of the sections and the gain distribution among the sections, 
such as KA and KB in (5:21) .  The ordering is determined using the method 
of minimising the maximumr-to-miniMum ratios at each .biquad output in the 
'cascade.[5], For the sections in (5:21), the ordering has very slight 
' effect on the dynamic range. The section with the lower centre frequency, 
HA  (s) is chosen to be first in the cascade on the basis it provides more . 	. attenuation at high frequencies. In this case, however, it only gives a 
very slight advantage 'in terns of.ahtialiasing requirement. 
• After the pole-zero pairing and ordering of the sections are determined, 
the gain distribution is done by making all the biquad outputs in the 
cascade have the same peak voltage. This is achieved for the sections in 
. (5:21) by using 
• maX 1HT .I 
Osw<00 -  
max ITAI 
Osw<00 
• max IHT I 
Osw<00  
:max ITATB I 
05w<00 
(5:22a) 
(5:22b) 
Thus KA = 0.845999 and KB = 1.96292. 
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The transfer functions in (5:21) are now fully determined. Firstly, 
the biquad corresponding to the transfer function in (5:21a) is designed. 
With the circuit in fig. 5:5, two designs are possible, using either 
H
1
(z) or H
2
(z) in (5:11) and (5:12) respectively. The design equations 
are obtained by comparing these to (5:14) with a 2 = ao = 0. The 
denominators are the same in both cases. 
As examples, the coefficients of Z -1 , Z-2 in the denominator of (5:11) 
are equated to those of (5:14) to give respectively 
ER + E'R - 2 = 2m (b 0T2/4 - 1) 	(5:23a) 
1 - E'R =m(1 - b 1T/2 + b oT2 /4) (5:23b) 
where 
m = 1/ (1 + b
1
T/2 + b0T2/4) 	(5:23c) 
If R is first chosen to be unity, then 
E = mb
o
T2 , E' = rob
1
T 	 (5:24) 
The expressions for the other capacitor ratios can similarly be obtained 
and are given in Table 5:2. 
Table 5:2 Expressions for capacitor ratios of the circuit in fig. 5:5 
with its transfer functions equated to (5:14). a 2 = ao = 0. 
Capacitor 
ratio 
H
1
(z) H
2
(z) 
R 1 
E' mb
1
T 
E mb
o
T2 
K a1/ (b
o
T) ma1T/2 
A ma1(T/2 + b1 /b0 ) ma1T 
m = 1/(1 + b1T/2 + b0T2/4), 	T = l/f c 
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From Table 5:2, the unsealed capacitor values can be calculated 
for the transfer function in (5:21a). These are shown in Tables 5:3 
and 5:4 for the designs using Hi (z) and H2 (z) respectively. The extra 
degree of freedom in R can be used to maximise the dynamic range within 
the biquad. This is achieved by making the outputs V 1 and V2 of the 0As 
in the biquad of fig. 5:5 have the same peak voltage. 
For the design using Hi (z), the voltage level of V2 needs to be 
adjusted without affecting the gain level. of Hi (z). This can be done by 
scaling all the capacitors connected to V 2 , i.e. C2 , EC 	E'Cl . 
Thus if the gain level of H 2 (z) is to be scaled by p, then these capacitors 
must be scaled by 1/p. When using the H 2 (z) design, the capacitors C 1 
and RC 2 Connected to V1 have to be similarly scaled according to the gain 
.adjustment made to H 1 (z). These scaled capacitor values are also shown 
iii Tables 5:3 and 5:4. 
Note that after the adjustment, E becomes approximately equal to 
R. E and R actually represent the gains for the two integrators of the 
-biquad circuit. Thus for a quick design, a near optimum solution for 
maximum dynamic range can be obtained by making these gains equal when 
. deriving the capacitor ratio expressions as in Table 5:2.[1] 
Finally, the admittances associated with each stage are adjusted so 
that the minimum capacitance value in the circuit becomes unity. This 
allows easy comparison of the capacitor spread and the total capacitance 
required by the biquad in each design. Two groups of capacitors may be 
scaled together. One group consists of C l , ACI , EC I. and E t C, which are all 
connected to the negative input of OA 1 in fig. 5:5. The others are C 2 , 
KC 2 and RC2 connected to the negative input of OA 2. Thus the final 
capacitor values in Tables 5:3 and 5:4 are obtained. 
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Table 5:3 Capacitor values for the circuit in fig. 5:5 realising 
HA(s) with H1  (z) design (using bilinear transformation). 
Capacitor Unscaled Dynamic-Range- 
Adjusted 
p = 0.35116 
Final 
C1 1.0000 22.654 
E'C1 0.049848 0.14195 3.2158 
EC1 0.12930 0.36819 8.3411 
AC1 0.044142 1.0000 
C 2 1.0000 2.8477 7.3864 
RC2 1.0000 2.5938 
KC 2 0.38553 1.0000 
Total capacitance (pF) 46.2 
Table 5:4 Capacitor values for the circuit of fig. 5:5 realising 
HA (s) with H 2 (z) design (using bilinear transformation). 
Capacitor Unscaled Dynamic-Range- 
Adjusted 
p = 2.8096 
Final 
C1 1.0000 0.35592 7.1401 
E'C1 0.049848 1.0000 
EC1 0.12930 2.5938 
AC1 0.049848 1.0000 
C 2 1.0000 40.122 
RC2 1.0000 0.35592 14.280 
KC2 0.024924 1.0000 
Total capacitance (pF) 67.1 
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It is observed that the design using Hi (z) provides a lower total 
capacitance and smaller capacitor spread. However, the H 2 (z) may afford 
the less sensitive realisation.[4] Comparing (5:11) and (5:12), the 
numerator coefficients of H1 ( z) are more dependent on the cancellation 
of terms than those of H2 (z). On the other hand,,H1 (z) has pole-zero r - 
dependence property which can have A beneficial effect on sensitivity. 
Thus the advantage, in capacitance saving has to be compared with the 
sacrifice in sensitivity, if any, before a choice between the two designs 
can be made. 
Hence both designs are also used for the biquad to realise the 
transfer function in (5:21b). The final capacitor values are shown in 
Table 5:5. The complete circuit for the OTOB filter is obtained by 
:appropriately cascading the biquads realising the two transfer functions 
in (5:21). The total capacitance with the H2 (z).design is 106.0 pF and 
the capacitor spread is 1:40.1. The Hi (z) design requires a total 
capacitance of 69.8 pF and has capacitor spread of 1:22.7. 
If the design were to be done using the other cascade sequence, i.e. 
having HB (s) first in the cascade, the total capacitance for the filter 
with the Hi (z) design is 69.5 pF and the capacitor spread is 1:21.1. 
• Thus the, differences in this context are very slight. Also, there are 
other SC BP circuits, derivable from the general biquad in fig. 5:1, 
which can realise HA(s) and,HB (s) through the bilinear transformation. 
These circuits, such as those using switched-capacitor damping, however, 
have larger capacitor spread and larger total' capacitance for this particular 
filter realisation.. 	• 
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Table 5:5 Capacitor values for the circuit in fig. 5:5 realising 
FIB(s) with Hl (z) and H2 (z) designs (using bilinear transformation) 
Capacitor 
(PF) 
H1 (z) H2 (z) 
C1 10.518 7.1790 
E'C1 1.4844 1.0000 
EC1 4.4438 2.9937 
AC1 1.0000 2.0104 
C2 3.7063 17.544 
RC 2 1.4892 7.1422 
KC 2 1.0000 1.0000 
Total 23.6 38.9 
5.7 Realising sections with the optimum pole-zero pairing  
• The optimum pole-zero pairing for section dynamic range equalisation 
is obtained when both zeros of the fourth order BP function are paired 
with the closest poles. Thus the filter is made up of a highpass and 
a lowpass section. Their transfer functions are 
KBS2 • 	5:25a) 
s2 + 0.845999 s + 35.1098 
KL 
HL (S) = 	2 	(5:25h) 
s + 0.976431 s + 46.7706 
where K. KL .KB = 1.66063 as before. The ordering of these sections has 
no significant effect on the dynamic range. 
The bilinear transform of the transfer functions in (5:25) can be 
realised by circuits of similar structure to that of fig. 5:5. The HP 
} B (S) = 
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circuit can be realised with A = C = 0 for the H2 (z) design or with 
K = M = 0 for the H (z) design. The LP circuit is realised for the 
H2 (z) design when C = 0 and for the H i (z) design when C = 0 and K 4 M. 
Considering both possible ordering of the sections, the OTOB filter 
is designed using both the H i(z) and H2 (z) designs. the capacitance 
requirement and the capacitor spread for each case are shown in Table 5:6. 
Table 5:6 Total capacitance (pF) for the OTOB filter using sections 
with optimum pole-zero pairing. Capacitor spreads are 
given in brackets. 
Design 
Ordering 
H1 (z) H2 (z) 
IlL'HH 85.8 280.8 
KL=6.6607,KH=0.24932 (1:24.8) (1:165.5) 
UH'HL 56.7 173.2 
KH=0.14241,KL=11.661 (1:14.2) (1:94.5) 
Table 5:6 shows that the least total capacitance is obtained using 
the H1  (z) design when the HP section is placed first in the cascade. 
The complete circuit for this realisation is shown in fig. 5:6. Note 
that the SC element transformation of fig. 5:3(d) is used for K and M 
to reduce the total capacitance and the number of switches. The capacitor 
values are also shown in the same figure. Though this realisation affords 
the least total capacitance and the optimum with respect to maximising 
the possible signal level, it is often not desirable to have the HP 
section at the beginning of the cascade. This ordering is only suitable 
if the input is expected to have a sizeable dc or low frequency, out-of-
band components. [5] 
R2C22 
-5.359 
C11 	 ** 
=7.448 
MC22 	022 	El2C12 	C12 
=1.000 =14.18 =1.703 =11.34 
(K-M)C22 
=1.336 
A1 C11 
=1.000 
A-C 
=1.000 
vOUT 
C21 
=2.693 
VIN 
• 	
4IL 
Fig. 5:6 Switched-capacitor one third octave bandpass filter using cascaded 
high-pass and low-pass sections. (Capacitor values in pF, f c=16fm). 
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Otherwise it is desirable to have either a LP or a .BP section 
at the beginning of the cascade for simpler antialiasing requirement as 
well as preventing strong high frequency noise from entering the 
succeeding stages of the cascade. Also, it is desirable to have either 
a.HP or a BP at the end Of the cascade to eliminate dc offsets of the . 
preceeding stages and to reduce intenrally generated low-frequency noise. 
Under these considerations, usage of two BP sections for the filter 
provides a better solution. 
5.8 Design Examples by matching transfer functions  
The two cascaded biquadratic functions which satisfy the specification 
for the OTOB are 
) 	= 
hB (s) 
given by 
0.822243 s (5:26a) 
(5:26b) 
s2 + 0.-822243 s + 34.2865 
1.90294 s 
s 2 + 0.946754 s + 45.4566 
These are derived fromchapter 4 following the same considerations as in 
- section 5.6. Also, the same BP10 realisation from the circuit in 
fig. 5:5 is used for this design. Thus the z-domain transfer function, 
obtained from (5:16b) with 0 = 0, 6' = - 1 is 
ELLM.I -2 ) H(z) 	 (5:27) 
1 + a t z-1 + 8'z-2 
The transfer functions in (5:26) can be written in the form of 
(5:15b), i.e. 
h(s) - (5:28) 
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Hence, the values for a' and 0' can be obtained using (5:17). The value 
of KZ is obtained by matching the peak gain of the bandpass functions in 
(5:27) and (5:28) at wp . Using (5:18), 
+ (00) 2 + (0" 2 ) + 20'cos(21 ) + 2a'(1 + 0')cos0 
2 sine 
(5:29) 
The capacitor ratio expressions for the H i (z) and H2 (z) designs 
can now be derived in terns of a', 0' and le by comparing (5:11) and 
(5:12) with (5:27). These are shown in Table 5:7. The H1 (z) design 
is used to design the SC biquads for the transfer functions in (5:25). 
Using Table 5:7 and following similar steps as in section 5.6, the final 
capacitor values for realising hA(s) and hB (s) are shown in Table 5:8. 
Comparison of these values with those achieved in Tables 5:3 and 5:5, 
shows that the matching technique provides a very close approximation to 
the desired transfer function as provided by using the bilinear transformation. 
Thus this technique is further used to design the OTOB filter with 
a higher clock frequency. A clock frequency of fc = 4861 is chosen. In 
this case, the antialiasing requirement can be met by just a second-order 
continuous time filter such as the Sallen & Key section. It has been 
noted earlier that the use of high clock frequency will cause the required 
total capacitance for the circuit to increase. The higher clock to 
midband frequency ratio, however, may allow the BP01 and BP00 realisations 
to be used. These circuits usually require a lower total capacitance. 
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Table 5:7 Expressions for capacitor ratios of the circuit in 
fig. 5:5 with its transfer functions equated to (5:27). 
Capacitor 
Ratio 
H1 (z) H2 (z) 
R 1 
E'  
E 1 + a' + a' 
K 2K /E Kz 
A Kz (3 + a' - O')/g 2K z 
Table 5:8 Capacitor values for the circuit in fig. 5:5 realising 
hA(s) and hB (s) with H1  (z) design (using matching technique). 
Capacitor 
(pF) 
hA ( ) hB (s) 
C1 22.481 10.331 
E'C1 3.2098 1.4774 
EC 1 8.2725 4.3682 
AC1 1.0000 1.0000 
C2 7.3461 3.6615 
RC 2 2.5772 1.4710 
KC2 1.0000 1.0000 
Using the matching technique and the quick design method suggested 
in section 5.6, designs are carried out on all possible realisations 
given in Table 5:1 with fc = 16 fm and fc = 48 fm. These simple designs 
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can be used to compare the total capacitance required by each realisation 
of the MOB filter and the effect of the clock frequency on the capacitance 
requirement. The results are shown in Table 5:9 together with the 
capacitor spread of each realisation. 
It is observed from Table 5:9 that the BP01 realisation using the 
H2 (z) design gives the least total capacitance and capacitor spread. It 
also requires one less capacitor than the other realisations, since K = 0. 
The increase in clock frequency only results in a slight increase in the 
capacitance requirement. The high frequency attenuation of this 
realisation, however, will no longer be enhanced as the case for the BP10 
realisation. With fc = 16 fm, at 4 fm and 8 fm the attenuations are 
49.3 dB and 56.0 dB respectively which do not satisfy the specification. 
This effect is less significant when using the higher clock frequency. 
With fc = 48 fm, the attenuations at 4 fm and 8 fm are 50.8 dB and 63.1 dB 
respectively which satisfy the required attenuation given in chapter 4. 
Table 5:9 Total capacitance (pF) required for the OTOB filter using 
the realisations given in Table 5:1. The capacitor spreads 
are given in brackets. 
Design H1(z) H2 (z) 
Clock 
frequency 16 fm 48 fm 16 fm 48 fm 
BP10 69 (1:23) 89 	(1:36) 106 (1:40) 215 	(1:118) 
BP01 52 (1:15) 73 	(1:27) 32 (1:7) 40 	(1:8) 
BP00 138 (1:52) 120 	(1:51) 67 (1:20) 120 	(1:59) 
The z-1 factor in the BP01 function constitutes a delay which is 
usually immaterial. However, if additional feedback is required around 
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the biquad, this delay term becomes critical. [4] Thus, for cascade 
realisations where very high clock frequency is necessary, the BP01 circuit 
will be the best choice with a greatly reduced capacitance requirement. 
However, if the advantages of the bilinear transformation are desired 
then the H1 (z) design with the BP10 realisation requires a reasonable 
amount of capacitance. Also, the increase in capacitance with clock 
frequency is not very drastic for this case. The complete circuits for 
these minimum capacitance BP01 and BP10 realisations of the OTOB filter 
are given in figs 5:7 and 5:8 respectively. The capacitor values for 
the BP10 circuits with f c = 16fm are given in Table 5:8. Using similar 
procedures the.capacitor values are obtained for the BP01 and BP10 
circuits with fc = 48fm and are given on the figures. 
5.9 Summary  
This chapter describes a variety of design possibilities using Sc 
biquads. A general SC biquadratic structure is. first given from which 
all second-order filter transfer functions can be generated. In particular, 
a circuit is derived which can realise the bandpass transfer functions, 
BP10 BP01 and BP00 where both inverting and non-Inverting functions are 
available. The capacitor values of the SC biquad circuit are designed by 
using either the bilinear transformation or the matching technique. 
SCFs meeting the OTOB specification are obtained by either cascading 
two BP sections or cascading an LP and an HP section. Among the satisfactory 
cascaded BP circuits, the cascaded non-inverting BP10 realisation affords 
the least total capacitance when the clock to midband frequencies ratio is 
low. If the ratio is high, then the cascaded inverting BP01 realisation 
requires the least total capacitance. 
• 
Fig. 5:7 Switched-capacitor OTOB filter using cascaded BP01 sections. 
(Capacitor values in pF, f c = )48fm ) 
021 	E' 1C11 	C11 
a8.370 ■5.063 '35.62 
R2C22 
=1.000 
* * 
022 	4 	El 2C12 012 
• 7.281 
21 
■1.153 	 E1C11 
-4.394 
K-C e 22 
=2.013 
•	 
Fig. 5:8 Switched-capacitor OTOB filter using cascaded BP10 sections. 
(Capacitor values in pF, f= 48fm ) 
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CHAPTER SIX 
SWITCHED-CAPACITOR LADDER FILTERS 
It has been shown in chapter 5 that high order switched-capacitor filters 
can be realised by cascading switched-capacitor biquads. Another method 
of designing high order SCF is by simulating the doubly terminated LC 
ladder network which is the subject of this chapter. ThE SC biquad has 
sensitivity to component variation which is at least comparable to any 
active-RC biquad. However, cascading the non-interacting biquad sections 
result in sensitivity which is the sum of the sensitivity for each of the 
sections. Thus, as the order of the filter increases, the cascade can be 
too sensitive to meet high precision filtering requirement. 
On the other hand, the ladder filters can be made to have the 
minimum sensitivity possible when designed for maximum power transfer. 
The passive ladder networks have been simulated exactly in active filters 
through the leapfrog or active ladder systhesis using integrators. Thus 
SCF can also similarly simulate the passive ladder network by using 
switched-capacitor integrators. Through this approach, the low sensitivity 
property is retained and large dynamic range is possible in the SCF. This 
chapter describes the development in the design methods for the SC ladder 
filters and designs for the SC OTOB filter are given as examples. 
6.1 Design using LDI transformation  
This design method starts by transforming the differential equations 
describing the passive ladder network into asignal flow graph. This graph 
is manipulated in order to obtain a representation which can be realised 
using integrators. Then the graph can easily be transformed into a SC 
circuit. [1] The parasitic insensitive LDI integrators such as given in 
1 09 
V3 = VIN - V1 - V2 - V4 
V1 = I1R1 
1 I1 = V3 — sLA 
I = V 3 	4 B 
V4 
I = — 
4 R2 
12 =Ii  - I - 14 
(6:1a) 
(6:1b) 
(6:1c) 
(6:1d) 
(6:1e) 
(6:1f) 
(6:1g) 
(6:1h) 
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the two-integrator loop in fig. 3:5 are very suitable in this realisation. 
The detailed design procedures are illustrated by designing the SC OTOB 
filter using this method. 
The RLC ladder network which can meet the specification for the 
OTOB filter is given in fig. 6:1. A complete set of loop and node 
equations for the ladder network which involves only integrations is given 
below, 
A signal flow graph (SFG) representing these equations is given in 
fig. 6:2. It shows that four integrators are required with two of them 
damped to incorporate the terminations of the ladder network. The 
implementation of this graph by the SC circuit is shown in fig. 6:3. 
The summations at the relevant nodes and the switch phasing are 
appropriately arranged using the two-integrator loop of fig. 3:5 to 
achieve the SC circuit, realising the LDI transformation. This necessitates 
the inversion of the path with 1/S CA  in the SFG and the corresponding 
inversion of the path out of V 2 . The capacitor ratios can be obtained by 
V 2 
	V .: 
V OUT 
Fig. 6:1 Doubly terminated LC fourth-order bandpass 
filter, 
Fig, 6:2 A signal flow graph describing the LC ladder 
of fig, 6:1. 
• 
Fig. 6:3 A switched-capacitor implementation of the LC ladder in fig. 6:1 
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observing figs 6:2 and 6:3, and comparing equations (3:23), (3:24), 
(3:25) and (6:1). Note that, in this case, the z -1 term associated with 
the terminations is approximated by 1, i.e. the circuit in fig. 3:12 
is used for the damped SC integrators. The capacitor ratios are given by 
TR 
K = — 	K = --1 2 L
A 
K = — ' 	3 	LB (6:2) 
T K
4 CB 
 , K6 = CB 
The approximation used for the termination introduces distortion 
in the frequency response of the filter. As mentioned in chapter 3, this 
distortion can be made negligible by having a very high clock frequency 
compared to the frequencies of interest. The following sections describe 
other methods which can reduce this distortion when lower clock frequency 
has to be used. 
6.2 Minimising distortion by correcting the pole locations  
The switched-capacitor implementation of the ladder filter in fig. 6:3 
can be represented by the discrete-time flow diagram shown in fig. 6:4. 
The LDI integrators are represented by the appropriate blocks in the 
figure. The approximation used in fig. 6:3 results in the termination 
paths having the z1 term, i.e. a minus one-half delay, instead of a 
constant term. The transfer function of the SC circuit can be derived from 
fig. 6:4, i.e. 
ly (1 - z-1 ) 2 
(6:3) 11(z) = 
uk 
where 
ao = (1 + K1)(1 + K4) 	 (6:4a) 
0 1 = (1 + K4)(K1K2 - K1 - 2) + (1 + K1)(K3K4 - K4 - 2) + K1K4 
(6:4h) 
8 2 - (K1K2 - K1 - 2)(K3K4 - K4 - 2) + (1 + K1) + (1 + K4) - 2K1K4 
(6:4c) 
0 3 = (K1K2 - K1 - 2) + (K3K4 - K4 - 2) + K1K4 (6:4d) 
= KoK4 	 (6:4e) 
The distortion in the filter magnitude function due to the 
approximation used is minimised by moving the poles of (6:3) back to 
the "correct" positions. [2) These "correct" poles are determined by 
mapping the analogue pole positions to the z-plane such that the LDI 
transformation in (3:10) is satisfied. For a pole sk dk + j 2k in 
the s-plane, where 6k< 0, let g = sT and P = zl . Then (3:10) yields 
P 2 - gkP - 1 = 0 
	 (6:5) 
One of the roots of (6:5), say P ia , will be inside the unit circle in 
theP-plane. The correct value of zk corresponding to sk is then given by 
z 	= Pkl 
2 	
(6:6) 
From these "correct" pole positions, a new set of values for a's 
in (6:3) are obtained. Using these new values, the non-linear equations 
(6:4) can then be solved for the correct values of the capacitor ratios, 
K K2' K3  arid 1(4' In this case, K5 = K6 = 1. The modification of the 
capacitor ratios as above will affect the sensitivity characteristics of 
the ladder structure. [2) Thus the trade-offs between achieving optimum 
vIN KC o—o LA 	o V OUT 
CB1°14-. 
dITK6CCB 
K o/K i 
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V OUT 
K 1 1(z) 21 ( )  K 3I(  K( 
Fig. 6:4 Discrete-time flow diagram of the switched-
capacitor ladder filter of fig. 6:3. 12 1 =R2=1. 
I(z) = 1/(zi - z-1 ). 
Fig. 6:5 A switched-capacitor ladder filter with complex 
conjugate terminations simulating the circuit 
in fig. 6:1. 
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magnitude response and sensitivity of the filter have also to be examined. 
Furthermore the transfer function as in (6:3) will become more involved 
when higher order filters are designed. 
, - 6.3 Minimising distortion by using complex-conjugate terminations  
This method involves replacing one of the z 1 terms in the 
termination paths in fig. 6:4 by z, which is the complex conjugate of 
zl . The error for a doubly terminated ladder network with complex-conjugate 
terminations is expected to be less than that for the case when they are 
not complex conjugates. It has been shown in [3] that a first order 
improvement can be expected for the SCF with complex conjugate terminations. 
The z term, i.e. an extra half delay in the termination path can 
be implemented by using the circuit of fig. 3:13(b). The feedback loop 
in this circuit has a full clock cycle delay as shown in eqn (3:26). For 
bandpass circuits, another method can be used to implement a full clock 
cycle delay around the integrator to realise the LDI termination with an 
extra half delay. 
This is shown in fig. 6:5 where there is an extra half delay in the 
source termination. The output I of the source integrator is inverted 
through 0A,2 and fed back via the non-inverting input of the source 
integrator. Thus the SC circuit in fig. 6:5 realises the filter with 
comples conjugate terminations where the capacitor ratios are simply given 
by (6:2). 
6.4 Minimising distortion by using bilinear terminations  
It has been shown in Chapter 3 that less distortion is obtained if 
the approximation (c) is used. The LDI integrator with bilinear damping 
C1/C2 1(1 = l_ C5 /2C2 
(6:7) 
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implementing this approximation is given in fig. 3:14. Using this 
integrator for the SC OTOB ladder filter results in the same circuit 
as in fig. 6:3. However the capacitor ratios for the source and load 
integrators have to be modified. From fig. 3:16, 
where C1/C2 is the ratio of the input SC to the integrating capacitor 
and C5/C2 is the ratio of the feedback SC to the integrating capacitor. 
Using (6:2) and equation such as (6:7), the modified capacitor ratios 
for the filter are given by 
T/L
A 	TR1/LA  
	
K - K - 1 1 - TR1 /2LA 	5 1 - TR1/2LA 
(6:8) 
T/C
B 
T/R2 CB 
K = 	 K - 	 4 1 - T/2R2CB 	6 1 - T/2R2CB 
and K3 are the same as in (6:2). 
6.5 Design Examples  
The SC OTOB ladder filter is designed here using the method given 
in section 6.4. A reasonably low clock frequency, fc = 24fm is chosen. 
The specification is prewarped according to (3:11) as shown in chapter 4, 
from which the element values of the LC ladder are obtained. These are 
given in fig. 6:6. When using a very high clock frequency compared to the 
frequencies of interest, the specification may not be prewarped. For 
lower clock frequency, prewarping may also be avoided by using the 
approximation whereby T in the capacitor ratio expression is adjusted to 
2 sin wT/2 
o  T' - 	 (6:9) Wo 
where wo is the critical frequency in the filter response. [4] 
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It is also desired for the SC realisation of the ladder network 
to be scaled for maximum dynamic range. This is done by analysing the 
passive circuit to determine the maxima of the relevant voltages and 
currents. These maxima are then used to scale the capacitor ratios such 
that the maximum outputs of the 0As in the SC circuits are all equal for 
a constant-amplitude swept frequency input. [5] 
In the SC realisation of the RLC ladder, the OA outputs simulate 
Il V2 , 1 3 and V4 . The maxima of these values are obtained by analysing 
the ladder network of fig. 6:6 using a constant amplitude of IV and are 
given in Table 6:1. In scaling the capacitor ratios using these maxima, 
it can be observed in fig. 6:3 that for K1CLA' two different capacitors 
are required to scale the OA outputs V 2 and V4 . Similarly, two different 
capacitors are required for K4 Cu . 
The SC implementation of the RLC ladder of fig. 6:6 with optimum 
dynamic range is given in fig. 6:7 where switch sharing is implemented 
to reduce the number of switches. The expressions for the scaled capacitor 
ratios are given in Table 6:2. The capacitor values for fc = 24fm are also 
given in the table where they have been adjusted so that the minimum 
capacitor value in the circuit is unity. Using the same procedure as 
above, the SC OTOB ladder filter is also designed with a clock frequency 
of fc = 48 fm. The final capacitor values are also given in Table 6:2. 
Table 6:1 Voltage and current maxima for the circuit in fig. 6:6 
with 1V input sinusoid. 
Voltage or 
current 
Maxima 
symbol 
Maximum 
value 
s--1  C
•
I
 C
n
  
.1
'  
H
  
>
  
H
  
>
  
M1 0.63601A 
112 4.96015V 
M3 3.69892A 
M4 0.50000V 
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R 1 =1 VIN 
LA=CB=1,14929 	
CB  
CA=LB=0.022167 
LA 
VIN 	KC o LA 
Fig, 6:6 RLC ladder meeting the LDI-prewarped specification 
for the OTOB filter, fc = 24fm, 
Fig, 6:7 An optimum dynamic range switched-capacitor 
implementation of the circuit in fig, 6:6. 
Table 6:2 Design data for the circuit in fig. 6:7 with 
fc = 24fm and 48fm. 
Capacitor Ratio 
Expressions 
capacitors Capacitor 
fc = 24fm 
Values 
fc = 48fm 
TR 	TR1 K
5L 
=(--1)/(1- -EA) 
A 
K = —1  K 0 mi 5 
M2 T 	TR1 K1  =(-- )/(1- EA) Mi LA 
 
M4 'r 	TR1 
	
ly=(171-- 
	
) 
1
1 E 
A 
2 	N2 CA 
M4 T K3  = — — LB M3  
M3 T 	T 
K 5C LA 
KoCLA 
K1CLA 
C LA 
K2CCA 
CCA 
K3CLB 
CLB 
K4Cu 
, 	, 
1` 4 ' 'CB 
K6Ca 
CCB 
1.2720 
2.0000 
9.9201 
1.0000 
34.449 
1.0000 
4.1491 
1.0000 
3.9357 
7.3978 
1.2720 
1.0000 
27.083 
1.2720 
2.0000 
9.8769 
1.0000 
69.051 
1.0000 
8.2834 
1.0000 
7.8557 
7.3640 
1.2720  
1.0000 
54.286 
KC ( Ti- Z. )/(1 	2R 4 	B 	2CB) 
f M1 T " fl 	T 	‘ 
K4 '= ‘ /1 ".- 2R2CB i 
, 	T 	‘ifi 	T 	\ 
K6- ` R2CB /1\j:- 2R2CB  
Total Capacitance (pF) 95.5 165.3 
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The design using the LDI transformation can also be used to 
realise other types of SC ladder filters besides the bandpass. It can 
be observed that it involves simulating the active elements in the ladder 
network with LDI integrators. The error in the terminations is minimised 
by using the approximation suggested. The termination error can be avoided 
altogether through the use of bilinear integrators which are either 
sensitive to parasitic capacitance or require a larger number of 0As. 
method of design is, however, available where the ladder network is 
simulated by low sensitivity coupled-biquad structure. [6] From chapter 5, 
it has been established that parasitic insensitive, two-amplifier 
biquads can be realised via the bilinear transformation. This method is 
well-suited for bandpass realisation. 
6.6 Coupled -biquad structures from lowpass prototype  
This method is used when a geometrically symmetric bandpass filter 
function is to be realised. For this kind of filter, the specification 
for the lowpass prototype can be obtained as shown in chapter. 4. A lowpass 
RLC ladder network which realises this prototype can then be obtained. 
A signal flow graph of this network is obtained as before, from which a 
diagram consisting of only first-order blocks can be derived. The first-
order blocks are transformed into biquad blocks using the lowpass to 
bandpass transformation to achieve the coupled-biquad structures. The SC 
biquads can then be designed using the bilinear transformation as in 
chapter 5. 
For the OTOB filter, the corresponding lowpass RLC ladder network 
shown in fig. 6:8(a) can be derived from chapter 4. From its set of loop 
and node equations, the signal flow graph in fig. 6:8(b) can be obtained. 
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VIN V OUT 
VIN 
(a) 
(b) 
V 	(m3/m ) 
-v3 
8nRid li  
s +s(1111r 1 /d1 1 )+11R 
-811R/ 2  
2 +s(ilR/dr2c 2 ) -HIR 
(M l /M3 ) 
(a) 
Fig. 6:8 Deriving the coupled-biquad structure. (a) RLC 
realisation of the lowpass prototype. (b) A signal 
flow graph of (a). (c) Active block diagram 
simulating (a) with scaling factor to maximise the 
dynamic range. (d) Coupled-biquad structure derived 
from (c). 
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This graph can also be represented by the structure with first-order 
blocks shown in fig. 6:8(c). The summing coefficients shown in brackets 
are for the purpose of scaling for maximum dynamic range. M 1 and M3 
are defined, as before, as the maxima of I .and V 3 respectively. 
Applying the lowpass to bandpass transformation in (4:3) to the 
first order blocks, the diagram in fig. 6:8(c) is transformed into the 
coupled-biquad structure in fig. 6:8(d). The second biquad block of 
the figure is inverted so that both \Inland -V 3 are sunned into the first 
block. This is also achieved if the first biquad block is inverted but 
the resulting SC circuit has higher total capacitance and larger capacitor 
spread. The values of rl , r2 , 	2 d and QR can be obtained from 
chapter 4 for the bilinearly-prewarped specification, with fc = 16fm. 
The values of Mi and M3 are given by 
= 0.636010 , M3 = 0.500000 	(6:10) 
The denominators of both biquad blocks are the same in this case 
and are given by 
A = s 2 + 0.911215 s + 40.5229 	(6:11) 
Including the scaling factors in (6:10), 
can be derived as, 
the transfer functions involved 
1.43271 	s/A (6:12a) VIN 
= 0.716353 s/A (6:12b) 
3 
-V 3 - 1.15908 	s/A (6:12c) 
1 
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The non-inverting and inverting transfer functions can be designed 
with the H i(z) and H2 (z) design in Table 5:2 respectively, using the 
circuit of fig. 5:5 to realise the SC biquads through the bilinear 
transformation. The complete circuit for the SC implementation of the 
coupled-biquad structure is given in fig. 6:9. The final capacitor values 
are shown in Table 6:3. The capacitor values have been scaled to maximise 
the dynamic range within the biquad and adjusted so that the minimum 
capacitance is unity. Table 6:3 also gives the capacitor values obtained 
when fc = 48 fm is used. 
Table 6:3 Capacitor values for the circuit in fig. 6:9 with 
fc = 16 fm and 48 fm. 
Capacitors (pF) fc = 16fm fc = 48fm 
C11 27.745 44.275 
E' 1C11 3.9381 6.2066 
E1C11 10.946 5.7709 
A1C11 1.0000 1.0000 
AINC11 2.0000 2.0000 
C21 9.4113 9.0920 
R1C21 3.5355 1.1827 
K1C21 1.0000 1.0000 
KINC21 2.0000 2.0000 
C12 7.1399 7.6633 
E' 2C12 1.0000 1.0755 
E2C12 2.7795 1.0000 
A2C12 1.2619 1.3680 
C22 29.486 86.222 
. 	R2C22 11.226 11.203 
K2C22 1.0000 1.0000 
Total 115.5 182.0 
C21 	El1C11 
EC11 
111 
KINC  21 
VIN 
2 
12 
C22 
Fig. 6:9 A switched-capacitor implementation of the coupled-biquad structure in fig. 6:8(d). 
where 
S
2 V
X T 	= INX V
IN S2 + R1 s + 1 
(6:13a) 
(6:13b) 
(6:14a) 
V =T 	V +TV X 	INX ' IN 	4X4 
V
4 
= T
X4
V
X 
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This design requires more total capacitance than those obtained 
using the cascade realisation and the SC ladder filter realised using 
the LDI transformation. However the circuit in fig. 6:9 has good 
.sensitivity and dynamic range properties, is insensitive to parasitic 
capacitance and can be designed without any approximation to the 
termination resistances. 
6.7 Coupled biquad structures from bandpass prototype  
A different procedure is required to achieve the coupled-biquad 
structure for the general parameter bandpass filter which is not derived 
from a lowpass prototype.. A suitable LC ladder network meeting the 
prewarped specification has to be obtained using LC synthesis programmes. 
Then the coupled-biquad realisation is. derived using the method to be 
illustrated below. [.6] For simplicity, this illustration uses • the bandpass 
RLC ladder network which satisfies the bilinearly prewarped Specification 
for the OTOB filter as derived in chapter 4. The ladder network is given 
in fig. 6:10(a). 
From this ladder network, equations can be written to express the 
voltage at each node in terms of voltages at the preceeding and succeeding 
nodes, i.e.- 
 	
1 	1 S + LA 	LACA 
  
1 27 
  
(6:14b) 
 
V =0 IN 	2 R1" 1 
S 	LACA A 
 
   
1 
V4 L C A B  
1 	LA + LB X 	2 S + 	S + R2CB 	LALBCB 
(6:14c) 
Note that one pair of the transfer functions have thesame poles, 
and can be realised by one biqUad. The ladder network can thus be simulated' 
by the active blocks EIS shown in fig. 6:10(b). The scaling factors for 
maximum dynamic range are also included in the figure. Actually, the 
coupled-biquad structure obtained does not fully simulate the ladder 
operation, but it simulates the interaction of the nodal voltages. However, 
the sensitivity behaviour of the structure is Still good. [6] 
This coupled-biquad realisation can be implemented by SC circuits 
which have been used in chapter 5. The two biquads required for T itlx , 
T4X and Tx4 can be realised by the SC biquads used in fig. 5:6. This 
implementation, however, results in very high total capacitance requirement. 
For fc = i6fm, the total capacitance required is 358pF. 
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(a) 
	0 v4 
VIN 
Tx4 
(b) 
Fig. 6:10 (a) RIX ladder meeting the bilinearly-prewarped 
specification for the OTOB filter. (b) Active 
blocks simulating the nodal voltages of (a). 
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CHAPTER SEVEN 
FURTHER APPROACHES FOR SWITCHED-CAPACITOR LADDER REALISATIONS 
The low sensitivity property of the doubly terminated ladder network makes 
It an attractive starting point for the realisation of SCEs. Chapter 6 
shows that Sc ladder filters simulating the ladder operation can be realised 
via the LDI transformation. One drawback of this method is that the 
simulation of the terminating resistances has to be approximated. 
Chapter 6 also gives another approach where the coupled-biquad structure 
is used. The structure, however, only simulates the interaction of the 
nodal voltages of the ladder network. Nevertheless its sensitivity is 
still good. 
This Chapter deals with a number of other approaches towards realising 
the ladder network in SC forms. Each approach is dealt very briefly 
and realisation of the SC OTOB through these approaches are given. 
7.1 Using voltage-controlled current sources  
This method involves replacing the series branches of the passive 
ladder network by voltage-controlled current sources (VCCS) and the shunt 
branches by current-controlled voltage sources (CCVS).[1] The method is 
illustrated here for the SC realisation of the first order RC filter shown 
in fig. 7:1(a). The resistor R is replaced by the VCCS as shown in 
fig. 7:1(b) without changing the voltage across and the current through 
capacitor, C. 
The node with V is then transformed into virtual ground and -V2 is  
instead generated as the amplifier output voltage as given in fig. 7:1(c). 
The voltage across and current through C remain unchanged. Replacing the 
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Q(z) 	T 1 + z -1  
2R - V2) 1- z-1 
13 1 
grounded capacitor C by the CCVS and creating the virtual ground 
facilitates the realisation of parasitic insensitive grounded VCCS. If 
there are two nodes', such as for V 2 , connected together by an impedance 
the sign of the generated voltages at the OA outputs should be opposite. 
The relationship for the VCCS in fig. 7:1 is given by 
I(s) = (V1 - V2)/R 	 (7:1) 
and the charge-voltage relationship is thus 
Q(s) = (V1 - V2)/sR 	 (7:2) 
Using the bilinear transformation in (3:28), the equivalent relationship 
in the SC realisation is 
(7:3) 
In terms of charge. variation AQ(z) for full-cycle sampled-and-held voltages, 
the relationship is 
AQ(z) = (1- z-1)Q(z) = 	(1 + z-1)(V1 - V2) 
(7:4) 
This relationship can be realised by the circuit in fig. 7:2. Thus the 
RC circuit in fig. 7:1 is realised in SC form by the circuit in fig. 7:3. 
The negative capacitor across the OA can be incorporated with the feedback 
capacitor, C. This circuit is equivalent to the bilinear integrator shown 
in fig. 3:16(a). 
If the series branch is a capacitor, C 1 then using the same procedure 
as (7:1) to (7:4), the charge-voltage relationship becomes 
AQ(z) = C1 (1 - z-1)(111 - V2) 	(7:5) 
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V 0--VVV--•-0 V2 1 
—C 
(a) 
(c
) 
Fig. 7:1 Transformation of the RC circuit for switched-
capacitor realisation using voltage-controlled 
current source. 
Fig, 7:2 A circuit for the resistive current source, I. 
CR = T/R 
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This relationship is simply realised by the circuit in fig. 7:4. For an 
inductance, L the charge-voltage relationship is 
T2 (1 + z-1 ) k 2 ,v1 172) z AQ(z) = 	_i  (7:6) 
The current source for an inductance in the series branch can be realised 
by the circuit in fig. 7:5 which has the relationship 
	
cc 	-1 ac  z  
-1 (V1 - V2) AQ(z) 'I, 	1 - 
7:7) 
The expression in z can be expressed as 
z
-1 
  - 
1
[ 
(1 + z
-1
)
2 
-1 4 1 - z-1 	
1 - z-1 )] 	(7:8) 
1 - z 
Thus the circuit of fig. 7:5 represents - a current source of an inductor 
in parallel with a negative capacitor in the bilinear-transformed domain. [2] 
For realisation of an inductor, the negative capacitor can be compensated 
CC  
4C
b terminals. 
Any ladder network can thus be transformed into an SCF by appropriately 
replacing the branch elements of the ladder with circuits described above. 
However, a problem arises in certain realisations such as for the source 
termination in the case of a highpass ladder network. The overall transfer 
function of the filter can be written as 
V 	V OUT 	OUT 	AQR 
V
IN 
• V
IN AQR 
(7:9) 
AQ
R where 	is the relationship for the source termination given by equation 
V
IN 
such as in (7:4). 
by connecting capacitors as in fig. 7:4, where C 1 - , across the 
1 
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Fig, 7:3 A switched-capacitor realisation of the RC circuit 
in fig. 
V 1 
-V 2 0 	  
Fig, 7:4 A capacitance current source. 
A 4 • 0 
Art=0 
_L 
Fig, 7:5 An inductance current source. 
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For a highpass filter, the passband includes the frequency f = fc/2, 
AQD 	IVOUT[ i.e. z-1 = -1, thus 	- = O. This requires 1-AT--14- 00 which results IN 
in instability in the overall highpass circuit.[1] This problem can be 
overcome by scaling the impedance of the highpass ladder network such as 
transforming the terminating resistance into a capacitor. In this case, 
the inductors in the circuit are transformed into resistors and the 
capacitors into frequency-dependent negative resistors (MIR): 
7.2 Switched-Capacitor OTOB realisation using VCCS  
The ladder network which satisfieS the specification for the OTOB 
filter prewarped according to (3:29), is redrawn in fig. 7:6(4). For 
this ladder, only one grounded capacitor is present and it is not possible 
to realise all the series branches using circuits given in section 7.1. 
One suggestion to overcome this is by introducing grounded Capacitors C 
and - C from nodes x and y respectively where C = C = 0.[3] However, x y 
for this example, the series branch consisting of R 1 , CA and LA can be 
replaced by an equivalent VCCS involving a biquad circuit. 
Using steps as in section 7.1, the ladder network can be replaced 
by the circuit of fig. 7:6(b), where 
s /LA 
sRi/LA + 1/LACA 
Using bilinear transformation, the charge-voltage relationship becomes 
T2 (1 - 	)(1 + z)(V - V ) -IN 	OUT 4LA 
2 
(1 2LA '4LAUA - 	4LACA 	2LA 4LACA 
TR1 + T 	)z-2 + TRi + ) + 2 T2 1)z-1 	fi 
(7:11) 
-1 • 	- --(1 + z )11(2)(VIN - V0UT 2 
s( ) = (VIN - V0 (7:10) 
= 
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(a) 
Fig. 7:6 (a) Ladder network for the OTOB filter. (b) Replacing series 
branches by v.c.c.s. and shunt branch by c.c.v.s. (c) Switched-
capacitor realisation. H(z) is a biquad circuit as in fig 5:5. 
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• where H(z) is the transfer,function of an SC bandpaas circuit realised 
. through the bilinear transformation as discussed in chapter 5. . The 
T 	- -I (1 + z') factor can be realised by the circuit Of fig. 7:2 with C R=T. 
The current sOUtce 12 is given by. 
1 I2 (8) = (EB ii)(-VOUT 2 
This can be realised by the VCCS discussed in section 7.1. The inductance : 
CC. 	2. C current source is realised by the circuit in fig. 7:5 with 	- 1-7 and b 	B . . 
using a compensating capacitor, Ca = 71171 .i 	Thus the circuit of fig. .7:6(b) 
can be realised in SC form by the circuit as shown in fig. 7:6(c), 
where 0e = T/R2. 	• 
The sc circuit of fig. 7:6(c): requires 5 0As when the two-OA biquad 
is used for H(z). The OA' for the inyetter . can be avoided if the circuit 
such as in fig. 7:7 it used for the (1 + z71) factor. This circuit 
however, is sensitive to top plate parasitic capacitance. Another method 
to reduce the.number - of OAS is to make the adjustments as shown in fig..7:8, 
It can be observed that these adjustments resulted in a structure similar 
to the coupled-biquadas described'in . chapter 6. • In fact, the method 
*discussed in section 7.1 involves simulation of the node voltages of the 
passive ladder network which it also the case in the coupled-biquad 
realisation.. The difference in the approaches towards the SC realisation 
is only in the way torrealite the VCCS..(41 
7.3 Using scaled - VOCS  
In section 7.1 it was shown that R, L and C branch elements of the 
ladder network have VCCS equivalents given by the bilinear-transformed 
charge-voltage relationship. These are 
(7:12) 
cR/2 
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V 1 =0 
Fig. 7:7 An alternative resistive current source 
7V2 
-H z1-4-0 
• 
a 	I 
7rec4Ii's- 
Cb 
Fig. 7:8 A switched-capacitor realisation of the ladder in 
fig, 7:6 using four 0As. C f = CB + Cd - C e/2. 
Cg = CRC13/2Cc. 
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-1 
	
1 + z) 	 (7:13a) 
(1 + z
-1) 2 
L 1 - z-1 (7:13b) 
-1 C(1 - z) 
 
(7:13c) 
where CR = T/2R, CL = T
2 /4L for the R, L and C branch elements respectively, 
which are realisable by parasitic insensitive SC circuits. However, for 
an inductor, the relationship is recursive and thus requires an OA for its 
realisation. This OA can be avoided by multiplying the charges in (7:13) 
with the frequency-dependent factor (1 - z -1).[1] Equations in (7:13) 
become .  
(1 - z-2 ) 
4 CL (1 + z-1) 2 
 
(7:14a) 
(7:14b) 
(7:14c) 
 
C(1 - z-1) 2 
   
Thus another way to realise the VCCS involving only passive elements, 
i.e. capacitors and switches, is possible which results in reduced number 
of OAs required in the overall filter circuit. The 0As are only needed in 
the shunt branches to create virtual grounds at the appropriate nodes of 
. the ladder network asin the method of section 7.1. The relationships in 
(7:14) can be realised by the SC circuits such as given in fig. 7:9. There 
are other possible realisations which include SC circuits for parallel 
combinations of R, L and C elenents.[1] 
These circuits, however, are sensitive to top-plate parasitic 
capacitance and require a more involved clocking scheme. Using the sane 
argument as in (7:9) for the relationships in (7:14)*, the passband of the 
overall filter cannot include f = 0 and f = fc/2, i.e. z = 1 and z = -1 
respecitvely. Thus the method is best suited only for bandpass realisation. 
V 
V 
(b)  
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(c)  
DIT-157-717171FTIFT1571 
(d) 
Fig, 7:9 • Passive . branches for (a) a. resistor, C 1 =C 2=CR ; 
(b) an inductor, C 1 /3=C2=C3=C4=CL and (c) a 
capacitor, C 1 =C 2=C3=C4=C, (0) The clocking scheme. 
Fig, 7:10 A switched-capacitor realisation of the ladder in 
• switch 
phases 
fig, 7:6.( ) using scaled RLC equivalents. 
For the ladder network example such as in fig. 7:6(a), the series 
R1 , LA' CA combination does not have a passive realisation. Using the 
same procedure as in section 7.2, eqn (7:11) is multiplied by (1 - z -1 ) 
then the charge-voltage relationship for the series combination becomes 
. T AO = 74.F (1 - z-2 )H(z) (VIN - 0uT) (7:15) 
This is realisable by the same biquad circuit as before, in cascade with 
a resistor equivalent. 
I2  (s) in (7:12) is due to the inductor LB in parallel with resistor, 
R2 . Together with capacitor C B , they form the parallel RLC combination. 
Instead of realising these elements individually, the combination can just 
be realised by the circuit of fig. 7:9(c) with C 1 = C - 3CL - CR, C 2 = C 3 
= C + CL - 3CR and C4 = C + CL + CR. Thus the ladder network is realisable 
in SC form using the scaled RLC equivalents as shown in fig. 7:10. The 
clocking scheme is as shown in fig. 7:9(d). The switched capacitors in 
the biquad H(z) are switched as for capacitor Cl . 
The overall circuit requires at most three 0As. The four-phase 
clock does not increase the OA settling time requirement since there are 
still two clock phases per period. The slew rate requirement may increase 
with more capacitors to be charged and discharged. 
7.4 Using Impedance Simulation Method  
This method involves one-to-one replacement of each element in filter 
ladder network by its SC equivalents. Thus the topology of the ladder is 
retained in the SCF and the Kirchoff law relations for the voltages and 
charges are the same. Equations in (7:13) give the charge-voltage 
1 42 
relationships of the R, L and C branches obtained through the bilinear 
transformation. In the SC realisations of these equations, the virtual 
ground as for the circuits in section 7.1 is no longer available. 
The capacitive branch of the ladder network, however is unchanged 
in the SCF. The resistive branch is simulated by the circuit of fig. 
7:11.[5] A number of SC circuits have been suggested for the inductive 
branch. A circuit is given in fig. 7:12(a) which has reduced capacitance 
spread and reduced output swing of the 0A.[6] The clocking scheme for 
the circuit is shown in fig. 7:12(b). The four-phases per sampling s period 
may increase the settling time requirement for the OA compared to 
realisations of earlier sections. 
In the circuit of fig. 7:12, when switches 1 are closed, the charge 
on C0  becomes Coz lyz), as an example, and C 2 obtains charge from C 1 C
1
C
0
z-Z 
equal to c 	c VL (z). The charge on C1 was as a result of charge sharing 
0 	1 
with CO during clock phase 2 of the previous 2amp1ing period. Thus . when 
CO  switches 2 are closed again, Co has charge 	 z-1VL(z) which is lost C0 + C1 
to C 2 during 3. Then the voltage at the output of the OA becomes 
C /C 	C z-1 + C 2 0 2 	0 	1  V (z) = - (7:16) 0 	CO +C 1 l 	1- z- 	L
(z) 
During clock phase 4, this voltage is connected across C o . Th 
when C0  is connected again to VL (z) during 1 of the new sampling period, 
the charge variation is 
AQ(z) = CoVL (z) - CoVo (z) 
2 	C
1 
(7:17) CO  [1 + C2 (C0 + Ci) 	1) 	C2 (C0 +C1)z -2 	  VL(z) 
0 	-1 
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Comparing (7:17) with the charge-voltage relationship for an inductor 
in (7:13), the capacitor values are determined to be 
T2 Co = 3C, = 4C2 = CL = — 4L 	(7:18) 
The circuit of fig. 7:12 can also be used to realise a parallel 
LC circuit if 3CL>C and the capacitors in the circuit are given by 
Co2 	Co2 
C = C + C C - 	 C = 0 	L 	' 1 	3C - C ' 2 	4C (7:19) 
If C.>.3CL then a better circuit, in terms of capacitor spread and OA output 
swing is available and is shown in fig. 7:13. Its clocking scheme is 
the sane as in fig. 7:9(d) which means a faster OA is not required. It 
is also advantageous with respect to the effects of element tolerance and 
finite gain-bandwidth of the OA though it is more sensitive to stray 
capacitance.[6] The capacitor values are given by 
Co 4CL , C1 = C - 3CL 	(7:20) 
Using the above branch equivalents, the SC realisation of the 
ladder network of fig. 7:6(a) is shown in fig. 7:14(a). One possible 
clocking scheme for the circuit is given in fig. 7:14(b). Since the 
topology of the ladder network is retained, the sensitivity of this SCF 
to element variation is very close to that of the ladder network. The 
slightly unfavourable effects are in the element variation inside the 
active circuit simulating the inductor. The number of 0As required for 
this SCF is equivalent to the number of inductors in the ladder network. 
The direct simulation, however, results in the overall filter having 
a basic loss of 6dB which has to be corrected to satisfy the OTOB 
specification. Also, this realisation is very susceptible to stray 
2+3+4 
VR 
Fig 7:11 Bilinear switched-capacitor "resistor". 
(").;" 	
4 
0 	 
QL(z) 3 
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V (z ) 
(a) 
T 
1 	1 1 1 1 	1 1 1 1 1 
21 1 1 1 1 
3 
4 	1 1 	
1 
1 
1 • 
Voltage 	z 2V 
acrods Co 
=1 
Z VL vL 
Fig. 7:12(a) A switibed-capacitor circuit simulating an inductor. 
(b) Its clocking scheme. 
Fig. 7:13 A.switched-capacitor circuit simulating a parallel LC. 
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capacitances especially when floating inductance is required. Floating 
inductance may be avoided by scaling the ladder network into a circuit 
containing FDNR but SCF derived from this is more sensitive to stray 
capacitance. [5] 
Another method is to use the "reactive active" scheme to obtain 
a starting ladder network which contains only grounded inductors. [7] 
The SCF will then have reduced sensitivity to stray capacitance. However, 
negative capacitance may be present in the ladder network which has to be 
realised using additional OA and the sensitivity of the filter to element 
variation is increased due to this. 
An inductor can also be simulated by SC circuit through the LDI 
transformation which needsonly a two-phase clock. Under this transformation, 
a capacitor remains unchanged. The resistor, however, has to be 
approximated. Thus the overall SCF realisation is not exact. Also, the 
realisation is sensitive to top-plate parasitic capacitance.[8] 
The simulation of a resistor by a series switched-capacitor has been 
discussed as shown in fig. 1:3. In chapter 3, it is shown that this 
simulation is equivalent to implementing the backward difference 
transformation. A capacitor is also unchanged under this transformation 
and grounded and floating inductors can be simulated by. simple switched-
capacitor circuits needing only a two-phase clock.[9][10] The SCF 
realisation, however, is sensitive to stray capacitance. It also requires 
that the clock frequency be much greater than the frequencies of interest 
or that prewarping be done. [11] 
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(a) 
[1 11-271 1-371511-51111 1.il515-1.57  
T 	- 
Fig, 7:14 (a) A switched-capacitor realisation of the 
• ladder in fig, 7:6(a) using impedance simulation 
method based on the bilinear transformation. 
• (b) Its clocking scheme. 
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7.5 Using Voltage Inverter Switches  
Another approach for simulating the branches of the ladder network 
is by equating the voltage V(s) and current I(s) of the analogue ladder 
circuit as follows, 
V(z) 
V(s) =  	 .(7:21a) , 
2 
I(s) = AQ(z)/T (7.21b) 
whereVa (z)andli(z) are z-transforms of voltages across the discrete 
circuit after and before a current pulse arrival, respectively. For a 
capacitor in the discrete circuit, 
I(s) = C(Va(z) - Vb (z))/T 
Vb (z) = z-iVa (z) 
Thus, from (7:21a) and (7:22), 
V(s) = T 	 
I(s) 	2C 1 z-1 
(7:22a) 
(7:22b) 
(7:23) 
taking the step resistance definition of resonant transfer circuits, [121 
R = T/2C • 	 (7:20. 
and using a normalised version - of the bilinear transformation in (3:28), 
i.e. 
(7:25) 
Eqn (7:23) shows that a capacitor in the analogue circuit is also realised 
by a capacitor in the SC circuit. The SC realisations of other elements 
of. the ladder network are given in Table 7:1.[13] All the realisations
use only capacitors and Switches. 
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Table 7:1  Switched-capacitor realisations of capacitance, inductance, resistive sources and grounded unit 
element using equivalences in eqn, (7:21). 
SC realisation Network element in 8-domain 
equation in 
s-domain 
V 
R 
s G--1-11----°  
V 
2 
V = sRI 
q. 
V 
I 
—4/r--° 
V = IR 
q o •• . 
V = VIN + IR 4111 IN 
• 
- 
i 
= --I- 
	
1 	sR 
8 
- 	-e- 
1 12 
V2 
. 
• 
. 
R,T/ v2 
. o 
11 R 
V1-s 2 
A 
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When these SC elements are interconnected, Kirchoff Laws have to 
be fulfilled. The current law is automatically satisfied. The voltage 
law is only satisfied if each Critical loop, containing at least one 
switched capacitor is closed via a voltage inverter switch (VIS). 
Including the VIS in the loop, the voltage across the VIS, V v(s) must 
be zero. Therefore from (7:21a) 
Vva (z) = - Vvb (z) 
Thus the VIS is a switch which periodically inverts its terminal voltage. 
It controls the pulse currents flowing in the SC circuit and prevents the 
operation of the switches in the simulated elements from causing charge 
flow. 
The symbol given in fig. 7:15(a) is used for the VIS. A number of 
circuits have been given for the realisations of grounded VISs. The 
Implementation in fig. 7:15(b) makes use of a voltage follower amplifier 
for voltage inversion.[14] When switches. I are closed, the voltage across 
CH becomes equal to the voltage, Vvl at the terminals. When switches 2 
close, the voltage appearing across the terminals becomes V v2 = - vi 
The VIS in fig. 7:15(c) uses an integrator.[15] During 1, the 
CT output of the OA becomes - -E-- Vv1 where C T  is the total capacitance of H 
the network at the VIS terminals. During 2 the OA output is connected 
to the terminals. If CH = C voltage inversion is obtained as required. 
Switch 3 is required to initialise the VIS. The VIS in fig. 7:15(d) 
makes use of the principle Of inverse recharging. [161 During 1, the 
terminal voltage is made zero, the charges are made to flow out from the 
network and are stored on CH. During 2, the same charges are made to flow 
through the terminals in the same direction as during 1. This produces 
the voltage inversion at the terminals. 
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(a) 
(b)  
(c)  
Fig. 7:15 (a) The VIS symbol. Realisations of the VIS using (b) a voltage 
follower amplifier l (c) an integrator and (d) the inverse 
recharging principle. 
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The ladder network for the OTOB filter in fig. 7:6(a) can be 
replaced by the elements of Table 7:1. This is shown in fig. 7:16(a) 
together with the necessary VISs. Fig. 7:16(b) shows the clocking 
scheme for the filter. If the integrator VIS is used, it can be initialised 
during 6. Switches 5 are added to sample the filter output across C6 . 
No 6dB loss is incurred in this case. 
It can be seen that the SC realisation in fig. 7:16(a) is sensitive 
to both top and bottom plate parasitic capacitance. The number of OA is 
reduced to the number of required VISs. The complicated clocking scheme, 
however, increases the settling-time requirement of the OA. The influence 
of the bottom plate parasitic capacitance can be eliminated if all 
capacitors in the filter realisation are grounded directly or via VISs. 
This is possible through the use of unit elements as in Table 7:1 or by 
transforming floating elements into grounded ones. [17] 
Grounding via VIS is possible if the integrator VIS in fig. 7:15(c) 
is used. The requirement that CH = CT for voltage inversion, however, 
increases the sensitivity to the network element variations. This 
disadvantage can be overcome by using modified voltage follower or inverse 
recharging VIS but this method requires an amplifier for each reactive 
element in the circuit. [18] 
Despite these modifications, the filter realisations using these 
VISs are still sensitive to top plate parasitic capacitance and usually 
require complicated clocking scheme. A few recently-proposed VIS circuits 
do allow the possibility for fully stray-insensitive realisation of filters 
with grounded elements. [19) These VISs make use of dynamic amplifiers [20] 
and their performance depends on the matching of capacitors. They also 
require more components than the circuits in fig. 7:15. 
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(a) 
T 	T 
rilffirr116 1 1[ 2lmt 611 1121  
Fig. 7:16(a) A witched-capacitor realisation of the ladder in fig 7:6(a) 
using voltage inverter switches. (b) Its clocking scheme. 
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7 . 6 ..10.91 1ALt 
A few more design methods for SC ladder realisations have been 
described in this chapter. The realisation using VCCS can be made 
parasitic insensitive and the resultant circuit is similar to the coupled-
biquad structure. When the scaled VCCS is used, it is possible to reduce' 
the number of 0As but the filter becomes sensitive to the top -plate 
parasitic capacitance. 
The possibility of simulating an inductor by SC circuit allows 
each element of the ladder network to be replaced directly by its 
corresponding SC equivalent. Only the inductors require 0As. The ladder 
network elements can also be replaced directly by passive SC circuits 
with the inclusion of the VIs in each critical loop. Both these realisations 
are sensitive to parasitic capacitances Which can be overcome by the 
inclusion of additional components which in turn increases their sensitivity 
to element value variations. 
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CHAPTER EIGHT 
IMPLEMENTATION OF SWITCHED-CAPACITOR FILTERS 
A number of considerations for designing and implementation of Sas have 
been listed in chapter 1. Some of these have been noted when designing 
the SC OTOB filters in previous chapters. .These considerations and a few 
other aspects of SCF implementation will be further discussed in this 
chapter. Particular reference is given to the possibility of implementing 
the SC OTOB filter with all its accessories on a single chip. 
Among the filters designed in preceding chapters, the parasitic-
insensitive realisations are most suitable for integration. Thus only 
these filters are further considered here. Their requirements under the 
various considerations are compared. Also, their performances are tested 
by implementing them using discrete circuits. From these, conclusions are 
made on circuits which can suitably be used to realise variable frequency 
OTOB filter in integrated form. 
8.1 Antialiasing and Smoothing Filters  
An antialiasing filter (AAF) is required at the input stage of an 
SCF to bandlimit its input signal. TO avoid any external components, the 
continuous-time AAF has also to be realised on the same chip with the SCF. 
The Sallen and key (s & K) Section, designed to have a second-order , 
Butterworth lowpass response, is usually used and is shown in fig. 8:1. 
The resistors are implemented by the polysilicon layer of the IC. The 
absolute value of the resistance formed in this way has large variation 
though the ratio of two resistors will generally track very closely. Thus 
the Q of. the pole pairs of the AAF remains constant while its cut-off 
frequency, fo varies with .the resistance absolute value.[1] 
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The variation of fo of the AAF imposes requirement for a higher . 
• clock frequency of the SCF. For the OTOB filter, if 0.15dB droop is 
allowed at 9rlfm then the minimum fo  has to be about 2.5 f. Assuming m 
2:1 variation in the absolute value of the RC time constant [2], then 
the MAXIMUM f is 5.0f . Thus f needs to be at least 160f so that the o 	m 
AAF has 60dB attenuation at f c - fm. 
Furthermore, the fm is variable between 10Hz and 20kHz. Thus it 
is desired that the AAF has enough attenuation at f c for the 10Hz filter 
while not affecting the 20kHz filter. Hence the required f c becomes 
extremely large compared to the fm. One alternative is for a variable 
AAF to be employed on-chip but problems .arise when large RC has to be 
realised for low f o 
A better solution, however, is found with the application of a 
recently proposed circuit. An SC Decimator circuit is shown in fig. 8:2 
with its timing diagram.[3] Its input signal.is  sampled at a higher 
frequency, nfc and then'integrated over C o . The output is sampled by the 
following S/H circuit at the clock frequency, f c after which Co is short-
circuited as shown in fig. 8:2. Adding the samples in this way results In 
the transfer function, 
ci _1 ii(z) = 
0  
n-1 
E z 
n 
i=o 
2.11 
(8:1) 
o 	-1/ - z 	• n1 C 
71/2ii 1 - z-1  
The magnitude'responseis given by 
Cl f sinnf/fc 1 
H(f) = -C-- sinirf/nf c . o 
= 	•■••■• 
(8:2) 
(a) 
fc 
0S /H c 
(b) 
PS n 
VIN 
C 
2C 
	II 	 
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	 VOUT 
(K-1) 
Fig. 8:1 Sallen and Key lowpass for antialiasing filter. 
Fig. 8:2 (a) A switched-capacitor decimator circuit with a sample-and-hold 
circuit at its output. (b) Timing diagram. 
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which has zeros at integer multiples of f t up to (n-l)f t. Thus the 
decimator circuit (DEC) attenuates the input signal with frequencies 
around these multiples of f t . The AAF which is now placed before 
the DEC is only required to attenuate the signal components at nf c and 
above. The term in bracket in (8:2) has a dc gain of n. 
The S/H circuit provides a full cycle. S/H input to the SCF as . 
requited by circuits designed in previous chapters. Also, it provides 
further attenuation around the integer multiples of f . A suitable f 
. c 
can then be chosen for which the attenuations around its integer multiples 
up to . (n-l)ft are all above 60AB. 'Choosing f t = 48fm, the AAF needs only 
to have -26.6dB at 47fm after taking into account the effect of the S/H 
operation. Choosing 4 hOminal ft of 70kHZ (R = 160k, C = 10pF) the 
droop on the 20kHz filter will be less than 0.15dB and 60dB total 
attenuation is achieved above 500kHz. Thus for f lower than 500kHz, 
the DEC is included. 
The DEC is particularly Suitable for the. variable frequency OTOB 
filter since the values of n can .be easily varied instead of varying the 
AAF. However, it is undesirable to have large n since the capacitor ratio 
C1/C0 will be inaccurate. Thus it is necessary to have at leastanother 
AAF responsewith a lower f t . This will requite large values of R'and C, 
and occupy 4 sizeable Portion of the chip.. 
Table 8:1 gives .one possible arrangement for providing sufficient 
Prefiltering.to the various fm of the OTOB filter. The change in Capacitor. 
ratio corresponding to n can be effected by using a bivaty-weighted 
capacitor array as used in [4]. Another possibility of avoiding large 
capacitor ratio C1 /C0 to achieve the requited n is by cascading two DECO 
together.[5] 
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A smoothing filter (SF). is sometimes required at the output of an 
SCF to attenuate the residual high frequency component of its S/H output. 
The SF is usually implemented in the same way as for the AAF. Variable f c 
such as for the OTOB filter can be accommodated, through the use of an 
interpolator circuit (INT) before the SF. The INT increases the sample . 
rate of the S/H signal to nfc and thus attenuating the residual frequency 
components around the lower integer multiples of f c . This necessitates the 
SF to attenuate only the components around nf c and above. 
Table 8:1 Prefiltering arrangement for all the preferred midband 
frequencies of the OTOB filter as given in Table 4:2. 
f
c 
= 48fm. 
or nf 
c (kHz) c 
f
m 
(kHz) 
Antialiasing 
f0=70kHz(R=160k , C=10pF) 
Filter Requirement 
f 
o
=2.8kHz(R=800k , C=50pF) 
960 768 608 30.5 24.2 19.2 
Without 
Decimator 20 16 12.5 
n  
v
a
lu
es
  
fo
r  
De
ci
m
at
or
  C
ir
cu
it
  
2 10 8.0 6.3 0.315 0.25 0.20 
4 5.0 4.0 3.15 0.16 0.125 0.10 
8 2.5 2.0 1.6 0.080 0.063 0.050 
16 1.25 1.0 0.80 0.040 0.0315 0.025 
32 0.63 0.5 0.40 0.020 0.016 0.0125 
64 0.010 
An SC interpolator is shown in fig. 8:3 with its timing diagram. [6] 
The output of OA 1 is held at a value proportional to the SCF output 
voltage step. A charge proportional to this voltage is then fed into C 4 
by C 3 n..times before the output of OA 1 is updated. The capacitor ratios 
satisfy 
1-3-11171 	_J3 4 fc 
16 1 
(a) 
fi 112 Iii I1 72-n-11-2-] 	nfe 
(h ) 
Fig. 8:3(a) A switched-capacitor Interpolator. (b) Its timing diagram. 
C4 
= 3 
ft (8:3) 
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Large n is thus possible, in this case, without excessive increase in 
the capacitor ratios. 
8.2 Requirements on the MOS components  
The maximum clock frequency required when using the arrangement in 
section 8.1 is 960kHz. This is now possible, and SCF clocked at 4MHz 
has been reported. [7] Since the circuits to be considered are parasitic 
insensitive, the capacitance values on-chip can be made as small as 0.1pF. 
Thus the effect of switch on resistance is still negligible at this high 
fc. The 0As require unity-gain bandwidth of about 5mHz for its effect 
to be negligible as discussed in chapter 3. Fast MOS OA is now available . 
without significant increase in power and area. [8] 
The NOS OA settling time and slew rate, now achieved, are also 
sufficient at the required f c. The OA of the DEC and OA 1 of the INT need 
more stringent settling time and slew rate properties due to their outputs 
being set to zero periddically. However when using * 5V supply voltages,. 
the 0As such as in [8] can meet these requirements. 
When implementing the SCF with discrete components, the capacitance 
level is increased significantly. The bandwidth of the 0As used are 
comparable to the above. In this case the RC due to the switch on-resistance 
and the maximum input switched-capacitor to the integrators usually 
determines the maximum allowable clock frequency. 
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8.3 Requirements of OTOB filter realisations  
Table 8:2 lists out the requirements of the parasitic insensitive 
Circuits realising the OTOB filter in chapters 5 and 6. The sensitivity 
of the filter to variation of a single capacitor value is calculated . 
using A in (1:3). Each capacitor is varied until the filter frequency 
response fails to meet the specification after allowing for droops caused 
by the AAF, SF and S/H responses. The frequency response is calculated 
uaing the minimum clock frequency possible for the filter. 
The most and least sensitive capacitors for each circuit and their 
values for A are given in Table 8:2. _The most sensitive capacitors are 
marked (**) and the least by (*) on the circuit diagrams of the filters, 
in chapters 5 and 6. Table 8:2 also lists the capacitance requirements 
and the capacitor spread of the filters at both the minimum clock frequency 
and f c = 48fm. Other requirements listed are the number of capacitors and 
switches needed by the circuits. 
The Table shows that the pi ladder provides the least sensitive 
realisations while the coupled-biquad structure gives - an improvement over 
the cascaded biquad circuits. However, these realisations requite large 
capacitor spread and total capacitance especially with f c = 48fm. The 
cascaded circuits are more sensitive but some realisations require 
significantly less capacitance and have less capacitor spread. 
The increase in sensitivity of the cascaded circuits is not very 
drastic since, in this case, only two biquads are involved. It is still 
possible to implement them on a chip. This is considering that capacitors 
in integrated circuit.generally track each other giving quite accurate 
ratios especially if the capacitor spread is small. Taking also the 
Table 8:2 Comparison of Filter Requirements 
. 
Filter Circuit Fig. min. 
Sensitivity Total Capacitance 
in pF 
Capacitor 
spread no. of 
 capacitors switches  
no. of fc A(%) Capacitors min.fc fc=48fm min.fc fc=48fm
Cascaded BP10 
(H1 Design) 5:8 16fm 1.92-179 R2C22-A2C12 69.8 89.8 
, 
1:22.7 1:35.7 14 16 
Cascaded BP10 
(H2 Design) 16fm 2.14-299 C11-K2C22 106.0 215 1:40.1 1:118 14 16 
Cascaded BP01 
(H2 Design) 5:7 48fm 1.90-13.4 E C12-E' 2C12 40.1 1:8.3 12 16 
Cascaded HP-LP 
(H1 Design) 5:6 16fm 1.93-56.2 R2C22-A2 C12 56'7 282 1:14.2 1:119 14 18 
LDI Ladder 6:7 24fm 5.65-21.2 CLA-Kie CLA 95.5 165.3 1:34.4 1:69.1 13 22 
Coupled-Biquad 6:9 16fm 3.13-176 C12-AINCil 115.5 182.0 1:29.5 1:86.2 16 16 
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antialiasing requirement into consideration, with f c = 48fm, the. cascaded 
BP01 circuit is the most economical realisation needing the least total 
capacitance and smallest capacitor spread. 
All the circuits considered in Table 8:2 require four 0As and 
two-phase clocking scheme. This number is usually needed for a parasitic-
insensitive fourth-order Circuit. Reduction in the number increases its 
sensitivity to parasitic capacitance as shown in chapter 7 and also 
complicates the clocking scheme. Another possible method to reduce the 
number of 0As while retaining a two-phase clock is through time-sharing 
the integrator 0As in the biquad or the ladder circuit. The circuit, 
however, is still either sensitive to parasitic capacitance at some nodes 
, [9], or that parasitic capacitances at two nodes are assumed matched as 
for the parasitic-compensated integrator of fig. 3:6. . 
8.4 Performance of SC OTOB filter  
The circuits compared in Table 8:2 were implemented using discrete 
components. The CD4016 CMOS switches and TL084 quad JFET-input operational 
amplifiers were used. The capacitor values were chosen in the 1000 .-10nF 
range. In implementing the cascaded circuits, the switched-capacitors 
determining the integrator gain constants have to be chosen accurately 
with the integrating capacitors to achieve the desired result. On the 
other hand, for the LDI ladder circuit, the capacitors were just chosen to 
within 1%. 
Fig. 8:4 gives the gain response of the OTOB filter implemented by 
the LDI ladder circuit using discrete components with f c = 48fm. The 
plot is made with f c = 48kHz. Fig. 8:5 gives the passband on an expanded 
frequency scale. The figures show that the specification is met 
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satisfactorily with fm = lkHz achieved. Satisfactory results are also 
. obtained for lower clock frequencies with similar performances achieved 
even for fm. = 10Hz. For higher frequencies, the results become 
'unsatisfactory as the clock frequency exceeds 60kHz. These are due to 
the level of capacitance chosen being about 1nF for the maximum switched-
capacitance. 
The performance achieved as shown in fig. 8:5 is also typical of 
the other circuits. This is also the case when fc = 24fm is used for 
the LDI ladder circuit and f = 16fm for the cascaded circuits except 
the cascaded BP01. 
8.5 Conclusion  
SCFs have been shown to be derivable through a number of design 
approaches. The designs which can suitably be considered for accurate 
implementation are mostly based on the parasitic-insensitive two-integrator 
loop such as shown in fig. 3:5. This integrator loop is used in the SC 
biquad circuits which can be cascaded or coupled to realise higher order 
filters. The LDI SC ladder circuit simulating•the.doubly -terminated LC 
ladder network also uses the two-integrator loop. 
The LDI SC ladder circuit gives the least sensitive realisation 
though it requires more capacitance. The coupled-biquad structure overcomes 
the termination error present in the LDI ladder while retaining good 
sensitivity but its capacitance requirement is also large. Some cascaded 
biquad realisations, on the other .hand, require very low total capacitance 
with increase sensitivity. The fourth-order circuit required by the OTOB 
• filter, however, can sufficiently be realised by the cascaded biquads. 
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Insensitivity to parasitic capacitances and low sensitivity to 
element value variations enable SCFs implemented on-chip to be very accurate 
and reproducible. These have made the SC technique the most attractive 
in a number of applications. A wide range of interest in SCF design is 
pointing to further use of the technique in more applications. 
The variable frequency OTOB filter for use in noise measurement and 
vibrational analysis requiring midband frequencies from 10Hz to 20kHz 
can also be implemented on Chip. The problem of providing antialiasing 
response for the different midband frequencies can be overcome through 
the use of the SC Decimator circuit. SC Interpolator circuit can also be 
used to supplement the smoothing filter operation. These circuits, together 
with the digital control for varying the clock frequencies can all be 
implemented on the same chip as the SC OTOB filter. 
. High clock7-to-midband frequencies ratio (f c/fm) is used for the 
OTOB filter to simplify its antialiasing requirement. This permits the 
use of the cascaded BP01 circuits. For higher frequency applications, 
when the highest clock frequency is reached, it is necessary to reduce 
the f c  /f  m  . In this case, circuits based on the bilinear transformation 
are most suitable. If antialiasing filter is required, then higher order 
continuous-time filter need to be realised on-chip or that improvement be 
made on the variation of the on-chip resistors. 
Developments in MOS operational amplifier fabrication allows the 
possibility for further increasing the 'clock frequency of the SCF while 
also decreasing its size. Thus video frequency applications for the SCF 
may soon be realised. 
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APPENDIX A 
TRANSFER FUNCTION OF SWITCHED-CAPACITOR INTEGRATOR WITH 
FINITE OPERATIONAL AMPLIFIER BANDWIDTH 
The derivations of the transfer functions for the integrators in 
fig. 3:5 including the effects of finite OA bandwidth given here follow 
those shown in [Al]. It is assumed that a step input is applied to the 
OA and the output is sampled one half-clock period later. The non-
inverting integrator 1 in fig. 3:5 is redrawn here in fig. A:1(a) with 
Va grounded. The clock timing of fig. 1:2(b) is redrawn in fig. A:1(b). 
Neglecting p0 in (3:15), the OA transfer function can be written 
as 
A (ia) 	t 
jW 
Vd(w) 
(A:1) 
 
V1(.0) 
This can be expressed in the time domain as 
duo(t) = _ wtu 
dt (t) 	 (A:2) 
Thus although u1(t) can be discontinuous at the switching instants, the 
output signal ud (t) will be continuous. Fig. A:1 shows that u1(t) will 
be discontinuous at t = (n -4)T. At this instant, capacitor C 3 is 
connected to the negative input of the OA and charge on G 3 is instantaneously 
distributed between C 3 and C4 according to 
Ku1 (n-1) - - (1-K)ub(n-i) 	(A:3) 
where K = c4/(c3 + C4) and, u1(n-1) - and ul (n-i)+ refer to 01 before and 
after the discontinuity respectively. 
The analysis then considers the transients during clock phases, . and 
•0 as in (3:16) and (3:18) but now assumes all.resistances to be zero. 
During 
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1 
v d (t) -vd (n 	4) = Tivl (t) 	vl (n 	1)I (A:4) 
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Differentiating (A:4) gives 
1 dv (t) 	t) 
dt dt 
(A:5) 
Substituting (A:5) in (A:2) and solving results in the value of v l at 
t = nT as 
- 4) exP (-k1) 	(A:6) 
where k = Kw T/2. Putting (A:6) in (A:4) gives 1 	t 
v d (n) 
	
vd(n 	I) 	i(1 	exP (-k1))v1 (n 	I) 	(A:7) 
During cOe , 
(a) 
T 	2T 
(b) 
l‘e 
Fig, Art (a) Non-inverting switched-capacitor integrator, 
(b) Timing diagram, 
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11(1M 	ud (n-1)  = u1(t) 	u1(n-1) 	(A:8) 
and following in a similar manner as above, 
= u1(n-l)exP(-k2) 	(A:9) 
where k2 = w tT/2. Putting (A:9) in (A:8) . 
ud(n-4) = ud (n-1) - (1-exP(-k2 )) 01 (n- l) 	(A:10) 
If the output, u d is sampled at t = nT, then using (A:3), (A:9) 
and (A:10) in (A:7), 
0d (n) 	u .(11-1) + 
(1-K)  (1 exp(-k1  ))u n-1)-Al-exp(-1(171(2)1i)(n-1) 
(AU1) 
Also, using (A:3) and (A:9) in (A:6) 
1 (n) = Kexp(-k1-k2)01 (n-1) - (1-K)exp(-1(1)013 (n-i) (A:12) 
From the z-transforms of (A:11) and (A:12), the transfer function, Hoe 
of the non-inverting integrator can then be solved as, 
V e (z) d 	_ C 3 
.C4 
z-1 1 - [1-Kz-1 (1-exp(-k2))]exp(-k1) 
Vbn (z) 1-z-1 1 - Kz-1exp(-1(1-k2 ) 
(A:13) 
The transfer function, H°° when the output is sampled one clock 
period after the discontinuity can also be solved from the above. This 
is given by 
Vd° (z) 
[A2], 
C3 
C4 
z-1 1 - [1-K(1-exp(-k2))]exp(-1(1) (A:14) 
Vb° (z) 1-z-1 1 - Kz 
-1exp( 	-k2 ) 
The magnitude errors of both transfer functions are approximately equal. [All 
Thus it is reasonable to assume that v d. is constant during O e . 
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With this assumption, the inverting integrator 2 in the loop of 
fig. 3:5 can also be analysed using similar procedures as for obtaining 
(A:13). In this case' 0 1.  (t) is discontinuous at t = (n-1)T and the ' 	. 
output, ub is sampled at t = (n4)T. The transfer function He° has the 
same expression as given in (A:13) except that it has a negative sign. 
Note that the loop of fig. 3:2 does not require the assumption that 
the integrator output is constant during any of the clock phases for the 
above analysis to be used.. 
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